



# Stratix 10 H-Tile Transceiver PHY User Guide

*UG-20055*  
*2017.03.08*

 [Subscribe](#)

 [Send Feedback](#)



# Contents

---

- 1 Stratix 10 H-Tile Transceiver PHY Overview..... 6**
  - 1.1 Supported Protocols and Features..... 6
  - 1.2 H-Tile Layout in Stratix 10 Device Variants..... 7
    - 1.2.1 Stratix 10 GX/SX H-Tile Configurations..... 7
    - 1.2.2 Stratix 10 TX H-Tile and E-Tile Configurations..... 9
    - 1.2.3 Stratix 10 MX H-Tile and E-Tile Configurations..... 10
  - 1.3 Tile Counts in Stratix 10 GX/SX/TX/MX Devices..... 12
  - 1.4 H-Tile Building Blocks..... 14
    - 1.4.1 Transceiver Bank Architecture..... 14
    - 1.4.2 Transceiver Channel Types..... 15
    - 1.4.3 GX and GXT Channel Placement Guidelines..... 16
    - 1.4.4 GXT Channel Usage..... 16
    - 1.4.5 PLL and Clock Networks..... 20
    - 1.4.6 Ethernet Hard IP..... 25
    - 1.4.7 PCIe Gen1/Gen2/Gen3 Hard IP Block..... 29
- 2 Implementing the PHY Layer in Stratix 10 H-Tile Transceivers..... 31**
  - 2.1 Transceiver Design IP Blocks..... 31
  - 2.2 Transceiver Design Flow..... 32
    - 2.2.1 Select the PLL IP Core..... 32
    - 2.2.2 Reset Controller ..... 33
    - 2.2.3 Create Reconfiguration Logic..... 33
    - 2.2.4 Connect the Native PHY IP Core to the PLL IP Core and Reset Controller..... 33
    - 2.2.5 Connect Datapath ..... 34
    - 2.2.6 Modify Native PHY IP Core SDC..... 34
    - 2.2.7 Compile the Design..... 34
    - 2.2.8 Verify Design Functionality..... 34
  - 2.3 Transceiver Protocols Using the Native PHY IP Core..... 35
  - 2.4 Configuring the Native PHY IP Core..... 38
    - 2.4.1 Protocol Presets..... 40
    - 2.4.2 GXT Channels..... 40
    - 2.4.3 Reconfiguring Between GX and GXT Channels..... 41
    - 2.4.4 General and Datapath Parameters ..... 42
    - 2.4.5 PMA Parameters..... 45
    - 2.4.6 PCS-Core Interface Parameters..... 47
    - 2.4.7 Analog PMA Settings Parameters..... 52
    - 2.4.8 Enhanced PCS Parameters ..... 54
    - 2.4.9 Standard PCS Parameters..... 58
    - 2.4.10 PCS Direct Datapath Parameters..... 62
    - 2.4.11 Dynamic Reconfiguration Parameters..... 62
    - 2.4.12 Generation Options Parameters..... 65
    - 2.4.13 Transceiver PHY PCS-to-Core Interface Reference Port Mapping..... 65
    - 2.4.14 PMA Ports..... 82
    - 2.4.15 PCS-Core Interface Ports..... 86
    - 2.4.16 Enhanced PCS Ports..... 93
    - 2.4.17 Standard PCS Ports..... 100
    - 2.4.18 IP Core File Locations..... 106



2.5 Using the Stratix 10 H-Tile Transceiver Native PHY IP Core.....	108
2.5.1 PCS Functions.....	110
2.5.2 Deterministic Latency Use Model.....	141
2.6 Implementing the PHY Layer for Transceiver Protocols.....	145
2.6.1 PCI Express (PIPE).....	145
2.6.2 Interlaken.....	194
2.6.3 Ethernet.....	201
2.7 Unused Transceiver Channels.....	206
2.8 Simulating the Stratix 10 H-Tile Transceiver Native PHY IP Core.....	207
2.8.1 How to Specify Third-Party RTL Simulators .....	208
2.8.2 Scripting IP Simulation.....	209
2.8.3 Custom Simulation Flow.....	211
<b>3 PLLs and Clock Networks.....</b>	<b>215</b>
3.1 PLLs.....	217
3.1.1 ATX PLL.....	217
3.1.2 fPLL.....	228
3.1.3 CMU PLL.....	235
3.2 Input Reference Clock Sources.....	238
3.2.1 Dedicated Reference Clock Pins.....	239
3.2.2 Receiver Input Pins.....	240
3.2.3 PLL Cascading as an Input Reference Clock Source.....	241
3.2.4 Reference Clock Network.....	241
3.2.5 Core Clock as an Input Reference Clock.....	241
3.3 Transmitter Clock Network.....	241
3.3.1 x1 Clock Lines.....	242
3.3.2 x6 Clock Lines.....	243
3.3.3 x24 Clock Lines.....	244
3.3.4 PLL Direct Connect Clock Network.....	246
3.4 Clock Generation Block.....	246
3.5 FPGA Fabric-Transceiver Interface Clocking.....	248
3.6 Double Rate Transfer Mode.....	249
3.7 Transmitter Data Path Interface Clocking.....	249
3.8 Receiver Data Path Interface Clocking.....	251
3.9 Channel Bonding.....	253
3.9.1 PMA Bonding.....	253
3.9.2 PMA and PCS Bonding.....	254
3.9.3 Selecting Channel Bonding Schemes.....	255
3.9.4 Skew Calculations.....	255
3.10 PLL Cascading Clock Network.....	255
3.11 Using PLLs and Clock Networks.....	257
3.11.1 Non-bonded Configurations.....	257
3.11.2 Bonded Configurations.....	262
3.11.3 Implementing PLL Cascading.....	264
3.11.4 Mix and Match Example.....	266
3.11.5 Timing Closure Recommendations.....	269
<b>4 Resetting Transceiver Channels.....</b>	<b>271</b>
4.1 When Is Reset Required? .....	271
4.2 Transceiver PHY Reset Controller Implementation.....	272
4.3 How Do I Reset?.....	273



- 4.3.1 Recommended Reset Sequence..... 274
- 4.3.2 Transceiver Blocks Affected by Reset and Powerdown Signals..... 284
- 4.4 Using the Stratix 10 Transceiver PHY Reset Controller..... 284
  - 4.4.1 Parameterizing the Transceiver PHY Reset Controller IP..... 285
  - 4.4.2 Transceiver PHY Reset Controller Parameters..... 286
  - 4.4.3 Transceiver PHY Reset Controller Interfaces..... 288
  - 4.4.4 Transceiver PHY Reset Controller Resource Utilization..... 291
- 4.5 Using a User-Coded Reset Controller..... 291
  - 4.5.1 User-Coded Reset Controller Signals..... 292
- 4.6 Combining Status or PLL Lock Signals with User Coded Reset Controller..... 293
- 5 Stratix 10 H-Tile Transceiver PHY Architecture..... 295**
  - 5.1 PMA Architecture..... 295
    - 5.1.1 Transmitter PMA..... 295
    - 5.1.2 Receiver PMA..... 298
  - 5.2 Enhanced PCS Architecture..... 303
    - 5.2.1 Transmitter Datapath..... 304
    - 5.2.2 Receiver Datapath..... 312
    - 5.2.3 RX KR FEC Blocks..... 319
  - 5.3 Standard PCS Architecture..... 320
    - 5.3.1 Transmitter Datapath..... 320
    - 5.3.2 Receiver Datapath..... 325
  - 5.4 PCI Express Gen3 PCS Architecture..... 334
    - 5.4.1 Transmitter Datapath..... 336
    - 5.4.2 Receiver Datapath..... 336
    - 5.4.3 PIPE Interface..... 338
  - 5.5 PCS Support for GXT Channels..... 338
  - 5.6 Loopback Modes..... 338
- 6 Reconfiguration Interface and Dynamic Reconfiguration..... 341**
  - 6.1 Reconfiguring Channel and PLL Blocks..... 342
  - 6.2 Interacting with the Reconfiguration Interface..... 342
    - 6.2.1 Reading from the Reconfiguration Interface..... 344
    - 6.2.2 Writing to the Reconfiguration Interface..... 344
  - 6.3 Configuration Files..... 345
  - 6.4 Multiple Reconfiguration Profiles..... 347
  - 6.5 Embedded Reconfiguration Streamer..... 348
  - 6.6 Arbitration..... 349
  - 6.7 Recommendations for Dynamic Reconfiguration..... 352
  - 6.8 Steps to Perform Dynamic Reconfiguration..... 352
  - 6.9 Direct Reconfiguration Flow..... 354
  - 6.10 Native PHY IP or PLL IP Core Guided Reconfiguration Flow..... 355
  - 6.11 Reconfiguration Flow for Special Cases..... 356
    - 6.11.1 Switching Transmitter PLL..... 357
    - 6.11.2 Switching Reference Clocks..... 358
  - 6.12 Changing PMA Analog Parameters..... 362
  - 6.13 Ports and Parameters..... 364
  - 6.14 Dynamic Reconfiguration Interface Merging Across Multiple IP Blocks..... 369
  - 6.15 Embedded Debug Features..... 371
    - 6.15.1 Altera Debug Master Endpoint (ADME)..... 371
    - 6.15.2 Optional Reconfiguration Logic..... 371



6.16 Timing Closure Recommendations.....	374
6.17 Unsupported Features.....	375
6.18 Transceiver Register Map.....	376
<b>7 Calibration.....</b>	<b>377</b>
7.1 Reconfiguration Interface and Arbitration with PreSICE Calibration Engine .....	377
7.2 Calibration Registers.....	378
7.2.1 Avalon-MM Interface Arbitration Registers.....	379
7.2.2 User Recalibration Enable Registers.....	379
7.2.3 Capability Registers.....	380
7.2.4 Rate Switch Flag Register.....	382
7.3 Power-up Calibration.....	383
7.4 User Recalibration.....	385
7.4.1 Recalibrating a Duplex Channel (both PMA TX and PMA RX).....	387
7.4.2 Recalibrating the PMA RX Only in a Duplex Channel.....	388
7.4.3 Recalibrating the PMA TX Only in a Duplex Channel.....	388
7.4.4 Recalibrating a PMA Simplex RX without a Simplex TX Merged into the Same Physical Channel.....	389
7.4.5 Recalibrating a PMA Simplex TX without a Simplex RX Merged into the Same Physical Channel.....	390
7.4.6 Recalibrating Only a PMA Simplex RX in a Simplex TX Merged Physical Channel.....	390
7.4.7 Recalibrating Only a PMA Simplex TX in a Simplex RX Merged Physical Channel.....	391
7.4.8 Recalibrating the fPLL.....	391
7.4.9 Recalibrating the ATX PLL.....	392
7.4.10 Recalibrating the CMU PLL when it is Used as a TX PLL.....	392
<b>8 Document Revision History for Current Release .....</b>	<b>393</b>
8.1 Document Revision History for Previous Releases.....	393



## 1 Stratix 10 H-Tile Transceiver PHY Overview

Intel®'s Stratix® 10 devices offer up to 144 transceivers with integrated advanced high-speed analog signal conditioning and clock data recovery circuits for chip-to-chip, chip-to-module, and backplane applications.

The Stratix 10 devices contain a combination of GX, GXT or GXE channels, in addition to the hardened IP blocks for PCI Express and Ethernet applications.

The Stratix 10 device introduces several transceiver tile variants to support a wide variety of protocol implementations. These transceiver tile variants are L-Tiles, H-Tiles, and E-Tiles. This user guide focuses only on H-Tile transceivers.

**Table 1. Transceiver Tile Variants**

Tile	Channel Type	Channel Capability		Channel Hard IP access
		Chip-to-Chip	Backplane	
L-Tile	GX	17.4 Gbps (NRZ)	12.5 Gbps (NRZ)	PCIe Gen3x16
H-Tile	GX	17.4 Gbps (NRZ)	17.4 Gbps (NRZ)	PCIe Gen3x16 50G/100G Ethernet MAC
	GXT	28.3 Gbps (NRZ)	28.3 Gbps (NRZ)	
E-Tile	GXE	30 Gbps (NRZ), 56 Gbps (PAM-4)	30 Gbps (NRZ), 56 Gbps (PAM-4)	10G/25G/100G Ethernet MAC RS-FEC

In all Stratix 10 devices, the various transceiver tiles are connected to the FPGA fabric using Intel's EMIB (Embedded Multi-Die Interconnect Bridge) technology.

### Related Links

- [AN778 - Stratix 10 Transceiver Usage](#) for more information about transceiver channel placement guidelines for both L- and H-Tiles.
- [Stratix 10 GX/SX Device Overview](#) for more information about transceiver counts in the various device and tile variants.
- [Stratix 10 L-Tile Transceiver PHY User Guide](#)

## 1.1 Supported Protocols and Features

**Table 2. Features Supported in H-Tile Transceivers**

Feature	Description
PCIe Gen3 x16	1 per tile
Single-Root I/O Virtualization (SR-IOV) bridge	4 physical and 2k virtual functions per tile
100G Ethernet	1 Hard IP per tile
Forward Error Correction (FEC)	24 10G Fire Code FEC Hard IPs per tile
<i>continued...</i>	

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered



Feature	Description
Channel Support	GX and GXT
Modulation Support	NRZ
Pin Migration	Yes, supported between L- and H-Tiles

**Table 3. Supported Protocols in H-Tile Transceivers**

Protocol	H-Tile Support
PCIe Gen1/2/3	Yes
802.3bj	Yes
802.3bm	Yes
CEI 28G LR/MR/SR	Yes
CEI 56G LR/MR/VSR	No
SFF 8431 Limiting and Linear	Yes
CPRI 24G	No
SDI (SD/HD/3G/10G)	Yes

#### Related Links

[Transceiver Protocols Using the Native PHY IP Core on page 35](#)

## 1.2 H-Tile Layout in Stratix 10 Device Variants

### 1.2.1 Stratix 10 GX/SX H-Tile Configurations

The Stratix 10 GX FPGAs are designed to meet the high-performance demands of high-throughput systems with up to 10 TFLOPS of floating-point performance. It also provides transceiver support up to 28.3 Gbps for chip-module, chip-to-chip, and backplane applications.

The Stratix 10 SX SoCs feature hard processor system with 64 bit quad-core ARM Cortex-A53 processor available in all densities, in addition to all the features of Stratix 10 GX devices.



Figure 1. Stratix 10 GX/SX Device with 1 H-Tile (24 Transceiver Channels)




Figure 2. Stratix 10 GX/SX Device with 2 H-Tiles (48 Transceiver Channels)






Figure 3. Stratix 10 GX/SX Device with 2 H-Tiles (48 Transceiver Channels)








**Figure 4. Stratix 10 GX/SX Device with 4 H-Tiles (96 Transceiver Channels)**



### 1.2.2 Stratix 10 TX H-Tile and E-Tile Configurations

The Stratix 10 TX FPGAs deliver the most advanced transceiver capabilities in the industry by combining H-Tile and E-Tile transceivers.

**Figure 5. Stratix 10 TX Device with 1 E-Tile (top right) and 2 H-Tiles (72 Transceiver Channels)**



**Figure 6. Stratix 10 TX Device with 3 E-Tiles and 1 H-Tile (96 Transceiver Channels)**





Figure 7. Stratix 10 TX Device with 5 E-Tiles and 1 H-Tile (144 Transceiver Channels)




- Note:
1. No package migration between GX/SX and TX device families (H-Tile and E-Tile)
  2. Migration available within GX/SX from L-Tile to H-Tile variants

### 1.2.3 Stratix 10 MX H-Tile and E-Tile Configurations


The Stratix 10 MX devices combine the programmability and flexibility of Stratix 10 FPGAs and SoCs with 3D stacked high-bandwidth memory 2 (HBM2). The DRAM memory tile is physically connected to the FPGA using Intel’s Embedded Multi-Die Interconnect Bridge (EMIB) technology.

Figure 8. Stratix 10 MX Device with 2 H-Tiles (48 Transceiver Channels) and 1 HBM2







**Figure 9. Stratix 10 MX Device with 2 H-Tiles (48 Transceiver Channels) and 2 HBM2**




**Figure 10. Stratix 10 MX Device with 4 H-Tiles (96 Transceiver Channels) and 2 HBM2**




**Figure 11. Stratix 10 MX Device with 4 H-Tiles (96 Transceiver Channels) and 4 HBM2**



**Figure 12. Stratix 10 MX Device with 2 H-Tiles & 2 E-Tiles (96 Transceiver Channels) and 4 HBM2**



**Figure 13. Stratix 10 MX Device with 2 H-Tiles & 2 E-Tiles (96 Transceiver Channels) and 2 HBM2**



### 1.3 Tile Counts in Stratix 10 GX/SX/TX/MX Devices

**Table 4. H-Tile Counts in Stratix 10 GX/SX Devices (HF35, NF43, NF48, UF50, HF55)**

The number in the Stratix 10 GX/SX Device Name column indicates the device's Logic Element (LE) count (in thousands LEs).

Stratix 10 GX/SX Device Name	F1152 HF35 (35x35 mm <sup>2</sup> )	F1760A NF43 (42.5x42.5 mm <sup>2</sup> )	F1760C NF43 (42.5x42.5 mm <sup>2</sup> )	F2112A NF48 (47.5x47.5 mm <sup>2</sup> )	F2397B UF50 (50x50 mm <sup>2</sup> )	F2912A HF55 (55x55 mm <sup>2</sup> )
GX 400/ SX 400	1					
GX 650/ SX 650	1		2			
GX 850/ SX 850		2		2		

*continued...*



Stratix 10 GX/SX Device Name	F1152 HF35 (35x35 mm <sup>2</sup> )	F1760A NF43 (42.5x42.5 mm <sup>2</sup> )	F1760C NF43 (42.5x42.5 mm <sup>2</sup> )	F2112A NF48 (47.5x47.5 mm <sup>2</sup> )	F2397B UF50 (50x50 mm <sup>2</sup> )	F2912A HF55 (55x55 mm <sup>2</sup> )
GX 1100/ SX 1100		2		2		
GX 1650/ SX 1650		2			4	
GX 2100/ SX 2100		2			4	
GX 2500/ SX 2500		2			4	1
GX 2800/ SX 2800		2			4	1
GX 4500/ SX 4500						1
GX 5500/ SX 5500						1

**Table 5. H- and E-Tile Counts in Stratix 10 TX Devices (SF48, UF50, YF55)**

The number in the Stratix 10 TX Device Name column indicates the device's Logic Element (LE) count (in thousands LEs).

Cell legend: H-Tile count, E-Tile count

Stratix 10 TX Device Name	F2112B SF48 (47.5x47.5mm <sup>2</sup> )	F2397C UF50 (50x50 mm <sup>2</sup> )	F2912B YF55 (55x55 mm <sup>2</sup> )
TX 1650	2, 1	1, 3	
TX 2100	2, 1	1, 3	
TX 2500	2, 1	1, 3	1, 5
TX 2800	2, 1	1, 3	1, 5

**Table 6. H- and E-Tile Counts in Stratix 10 MX Devices (NF43, NF48, UF53, UF55)**


The number in the Stratix 10 MX Device Name column indicates the device's Logic Element (LE) count (in thousands LEs).

Cell legend: H-Tile count, E-Tile count

Stratix 10 MX Device Name	F1760A NF43 (42.5x42.5 mm <sup>2</sup> )	F2112A NF48 (47.5x47.5 mm <sup>2</sup> )	F2597 UF53 (52.5x52.5 mm <sup>2</sup> )	F2912 UF55 (55x55 mm <sup>2</sup> )
MX 1100	2, 0			
MX 1650			2, 2	2, 2
MX 2100		2, 0	2, 2	2, 2

## 1.4 H-Tile Building Blocks

Figure 14. High Level Block Diagram of H-Tile in Stratix 10 Devices



### 1.4.1 Transceiver Bank Architecture

Each transceiver H-tile contains four transceiver banks. The transceiver channels are grouped into transceiver banks, where each bank has 6 channels. These 6 channels are a combination of GX and GXT channels. All 6 channels can be configured as GX



channels. Channels 0, 1, 3, and 4 can be configured as GXT channels. All 6 channels can be configured as a mix of GX and GXT channels; for example, 2 GX channels and 4 GXT channels.

Each transceiver bank contains two Advanced Transmit (ATX) PLLs, two fractional PLLs (fPLL), and two Clock Multiplier Unit (CMU) PLLs.

**Figure 15. Transceiver Banks in H-Tile**

fPLL	GX - Channel 5 - 17.4G
ATX	GXT Channel 4 - 28.3G
	GXT Channel 3 - 28.3G
fPLL	GX Channel 2 - 17.4G
ATX	GXT Channel 1 - 28.3G
	GXT Channel 0 - 28.3G

**Related Links**


PLLs and Clock Networks on page 215

**1.4.2 Transceiver Channel Types**

**1.4.2.1 GX Channel**

Each GX transceiver channel has 3 types of PCS blocks that together support continuous data rates up to 17.4 Gbps. The various PCS blocks contain data processing functions such as encoding/decoding, scrambling/descrambling, word alignment, frame synchronization, FEC etc.

**Figure 16. GX Transceiver Channel in Full Duplex Mode**



**Table 7. PCS Types Supported by GX Type Transceiver Channels**

PCS Type	Data Rate	Supported Encoding
Standard PCS	Up to 12 Gbps	8B/10B
Enhanced PCS	Up to 17.4 Gbps	64B/66B
PCIe Gen3 PCS	8 Gbps	8B/10B or 128B/130B


### 1.4.2.2 GXT Channel

Each GXT transceiver channel can be configured in two ways:

1. PCS-Direct configuration - Bypass all PCS blocks, except for the PCS-Core interface FIFOs (PCS FIFO and Core FIFO)
2. Low Latency configuration - Bypass all PCS blocks, except for the Gearbox in the Enhanced PCS & the PCS-Core interface FIFOs (PCS FIFO and Core FIFO)

Refer to *Stratix 10 Device Datasheet* for more details on H-Tile transceiver specifications. You can use the PCS when a channel is running at a GX datarate.

**Figure 17. GXT Transceiver Channel in Full Duplex Mode**



#### Related Links

[Stratix 10 Device Datasheet](#)

### 1.4.3 GX and GXT Channel Placement Guidelines

Refer to "AN 778: Stratix 10 Transceiver Usage" for detailed information on this section.

#### Related Links

[AN 778: Stratix 10 Transceiver Usage](#)

### 1.4.4 GXT Channel Usage

The Stratix 10 GXT channels are only supported in Stratix 10 H-Tile transceivers.

**Table 8. H-Tile Channel Types**

There are a total of 24 channels available per tile and you can configure them as either GX channels or as a combination of GX and (up to 16) GXT channels as long as the total does not exceed 24. GXT channels can be used as a GX channel, and would be subject to all of the GX channel placement constraints.

Tile	Channel Type	Number of Channels per Tile	Channel Capability	
			Chip-to-Chip	Backplane
H-Tile	GX	8 (up to 24)	17.4 Gbps (NRZ)	17.4 Gbps (NRZ)
	GXT (NRZ) <sup>1</sup>	up to 16	28.3 Gbps (NRZ)	28.05 Gbps





**Note:** GXT channels can support up to 25.6 Gbps in the current Quartus® Prime Pro – Stratix 10 Edition Beta software release. Support for 28.3 Gbps channels will be available in a future release of the Quartus Prime Pro Edition software.

An ATX PLL can serve as the transmit PLL for up to two GXT channels in the current Quartus Prime Pro – Stratix 10 Edition Beta software release. You can instantiate eight ATX PLLs configured as transmit PLLs for 16 GXT channels in an H-Tile using the current Quartus Prime Pro – Stratix 10 Edition Beta software release.

The ability to serve as transmit PLL for up to six GXT channels will be added in a future release of the Quartus Prime Pro Edition software. You should port the Native PHY and PLL IPs in the Quartus Prime Pro Edition software once it is available.

**Table 9. Three or Four GXT Channels per Bank**

Channel Type	Number of Channels per Bank	Channel Capability	
		Chip-to-Chip	Backplane
GX	3 or 2	12.5 Gbps (NRZ)	N/A
GXT <sup>1</sup>	3 or 4	28.3 Gbps (NRZ)	28.05 Gbps (NRZ)

**Table 10. One or Two GXT Channels per Bank**


Channel Type	Number of Channels per Bank	Channel Capability	
		Chip-to-Chip	Backplane
GX	5 or 4	17.4 Gbps (NRZ)	17.4 Gbps (NRZ)
GXT <sup>1</sup>	1 or 2	28.3 Gbps (NRZ)	28.05 Gbps (NRZ)

**Note:** GXT channels can support up to 25.6 Gbps in the current Quartus Prime Pro – Stratix 10 Edition Beta software release. Support for 28.3 Gbps channels will be available in a future release of the Quartus Prime Pro Edition software.

---

<sup>1</sup> If GXT channels are used, the V<sub>CCR\_GXB</sub> and V<sub>CCT\_GXB</sub> voltages must be set to 1.12 V.


Figure 18. GXT and GX Channel Placement Example



**Note:** An ATX PLL can serve as the transmit PLL for up to two GXT channels in the current Quartus Prime Pro – Stratix 10 Edition Beta software release. The ability to serve as transmit PLL for up to six GXT channels will be added in a future release of the Quartus Prime Pro Edition software. You can plan your GXT channel and ATX PLL locations in the current release.



Figure 19. GXT and GX Channel Placement Example with PCIe Interface



**Note:** An ATX PLL can serve as the transmit PLL for up to two GXT channels in the current Quartus Prime Pro – Stratix 10 Edition Beta software release. The ability to serve as transmit PLL for up to six GXT channels will be added in a future release of the Quartus Prime Pro Edition software. You can plan your GXT channel and ATX PLL locations in the current release.

Refer to the *Stratix 10 Device Datasheet* for more information about performance specifications.



**Related Links**

[Stratix 10 Device Datasheet](#)

**1.4.5 PLL and Clock Networks**

There are two different types of clock networks to distribute the high speed serial clock to the channels:

1. Standard clock network that supports GX channels and allows a single TX PLL to drive up to 24 bonded or unbonded channels in a tile.
2. High Performance clock network that allows a single ATX PLL to drive up to 6 GXT channels in unbonded configurations.

**Table 11. Data Rates Supported by Different Clock Networks**

Clock Network	Clock Lines	Channel Type Support	Data Rates Supported
Standard	x1, x6, x24	GX and GXT	Up to 17.4 Gbps
High Performance	PLL Direct Connect	GXT	Up to 28.3 Gbps

**1.4.5.1 PLLs**

**1.4.5.1.1 Transceiver Phase-Locked Loops**

Each transceiver channel in Stratix 10 devices has direct access to three types of high performance PLLs:

- Advanced Transmit (ATX) PLL
- Fractional PLL (fPLL)
- Channel PLL / Clock Multiplier Unit (CMU) PLL.

These transceiver PLLs along with the Master or Local Clock Generation Blocks (CGB) drive the transceiver channels.

**Related Links**

[PLLs](#) on page 217

For more information about transceiver PLLs in Stratix 10 devices.

**Advanced Transmit (ATX) PLL**

The advanced transmit (ATX) PLL is the transceiver channel’s primary transmit PLL. It can operate over the full range of supported data rates required for high data rate applications. An ATX PLL supports both integer frequency synthesis and coarse resolution fractional frequency synthesis.

**Fractional PLL (fPLL)**

A fractional PLL (fPLL) is an alternate transmit PLL used for generating lower clock frequencies for lower data rate applications. fPLLs support both integer frequency synthesis and fine resolution fractional frequency synthesis. Unlike the ATX PLL, the fPLL can also be used to synthesize frequencies that can drive the core through the FPGA fabric clock networks.



### Channel PLL (CMU/CDR PLL)

A channel PLL resides locally within each transceiver channel. Its primary function is clock and data recovery in the transceiver channel when the PLL is used in clock data recovery (CDR) mode. The channel PLLs of channel 1 and 4 can be used as transmit PLLs when configured in clock multiplier unit (CMU) mode. The channel PLLs of channel 0, 2, 3, and 5 cannot be configured in CMU mode and therefore cannot be used as transmit PLLs. When used as a Channel PLL/CMU, the receiver channel cannot be used.

#### 1.4.5.1.2 Clock Generation Block (CGB)

In Stratix 10 devices, there are two types of clock generation blocks (CGBs):

- Master CGB
- Local CGB


Transceiver banks have two master CGBs. The master CGB divides and distributes bonded clocks to a bonded channel group. It also distributes non-bonded clocks to non-bonded channels across the x6/x24 clock network.

Each transceiver channel has a local CGB. The local CGB is used for dividing and distributing non-bonded clocks to its own PCS and PMA blocks.

#### 1.4.5.2 Input Reference Clock Sources

- Eight dedicated reference clocks available per transceiver tile
  - Two reference clocks per transceiver bank
  - Reference clocks need to be routed on the PCB to span beyond a transceiver tile
- Reference clock network
  - Reference clock network does not span beyond the transceiver tile
  - There are two regulated reference clock networks for better performance per tile that any reference clock pin can access
- Unused receiver pins can be used as additional reference clocks

Figure 20. Reference Clock Sources



For the best jitter performance, Intel recommends placing the reference clock as close as possible, to the transmit PLL. The following protocols require the reference clock to be placed in same bank as the transmit PLL:

- OTU2e, OTU2, OC-192 and 10G PON
- 6G and 12G SDI

*Note:* For optimum performance of GXT channel, the reference clock of transmit PLL is recommended to be from a dedicated reference clock pin in the same bank.

### 1.4.5.3 Transceiver Clock Network

#### 1.4.5.3.1 x1 Clock Lines

The ATXPLL, fPLL, or CMU PLL can access the x1 clock lines. The x1 clock lines allows the TX PLL to drive multiple transmit channels in the same bank in non-bonded mode.

#### 1.4.5.3.2 x6 Clock Lines

The ATXPLL or fPLL can access the x6 clock lines through the master CGB. The x6 clock lines allows the TX PLL to drive multiple bonded or non-bonded transmit channels in the same bank.

#### 1.4.5.3.3 x24 Clock Lines

The x6 clock lines can be routed onto x24 clock lines to allow a single TX PLL to drive multiple bonded or non-bonded transmit channels in multiple banks in a H-Tile.

#### 1.4.5.3.4 PLL Direct Connect Clock Network


ATX PLLs can access the Direct Connect Clock Network. The clock network allows a single ATX PLL to drive up to 6 GXT channels in non-bonded mode up to 28.3 Gbps.



- Each ATX PLL has a 3:1 mux that can select whether to select its own, above ATX PLL, or below ATX PLL to drive two adjacent GXT channels.
  - Quartus Prime Pro Edition will not infer the 3:1 mux based on your design. Instead, you need to instantiate up to 3 ATX PLL IP cores. 1 instance will be configured as a PLL, while the other two instances will have the 3:1 mux dropdown set to select the first ATX PLL as the adjacent GXT channels source.
    - Use the additional dropdown to select source based on the device selected in the project
    - Implementation details will be available in the future release of this user guide
- The top ATX PLL in a bank can drive the following GXT channels:
  - Channels 0,1, 3, 4 in the bank
  - Channels 0, 1 in the bank above in the same H-Tile
- The bottom ATX PLL in a bank can drive the following GXT channels:
  - Channels 0, 1, 3, 4 in the bank
  - Channels 3, 4 in the bank below in the same H-Tile

*Note:* An ATX PLL can serve as the transmit PLL for up to two GXT channels in the current Quartus Prime Pro – Stratix 10 Edition Beta software release. The ability to serve as transmit PLL for up to six GXT channels will be added in a future release of the Quartus Prime Pro Edition software. You can plan your GXT channel and ATX PLL locations in the current release.

Figure 21. Top ATX PLL in a Transceiver Bank




**Note:** An ATX PLL can serve as the transmit PLL for up to two GXT channels in the current Quartus Prime Pro – Stratix 10 Edition Beta software release. The ability to serve as transmit PLL for up to six GXT channels will be added in a future release of the Quartus Prime Pro Edition software. You can plan your GXT channel and ATX PLL locations in the current release.





**Figure 22. Bottom ATX PLL in a Transceiver Bank**



*Note:* An ATX PLL can serve as the transmit PLL for up to two GXT channels in the current Quartus Prime Pro – Stratix 10 Edition Beta software release. The ability to serve as transmit PLL for up to six GXT channels will be added in a future release of the Quartus Prime Pro Edition software. You can plan your GXT channel and ATX PLL locations in the current release.

## 1.4.6 Ethernet Hard IP

### 1.4.6.1 100G/50G Ethernet MAC Hard IP

The 100G/50G Ethernet MAC Hard IP block implements an Ethernet stack with MAC and PCS layers as defined in the [www.ieee802.org/3/](http://www.ieee802.org/3/).



- Supported Protocols
  - 100G MAC + PCS Ethernet x4 lanes
  - 50G MAC + PCS Ethernet x2 lanes
- Modes
  - MAC + PCS
  - PCS only
  - PCS66 (encoder/scrambler bypass)
  - Loopbacks
  - AN/LT with soft logic: dynamic switching
- The H-Tile requires a soft AN/LT (Auto Negotiation/ Link Training) logic implemented in the core fabric. Implement the AN/LT logic, or use an MAC IP.

#### **1.4.6.2 100G Configuration**

The Ethernet Hard IP uses 5 channels in the top transceiver bank of the tile. Channels 0, 1, 3 and 4 are used to send or receive data at 25 Gbps. Channel 2 is used to bond the 4 transceiver channels and it cannot be used for other purposes.



**Figure 23. 100G Configuration**

fPLL	GX Channel 5		EMIB GX Channel 5
ATXPLL	GXT Channel 4	GXT Channel 3	EMIB GXT Channel 4
	GXT Channel 3	GXT Channel 2	EMIB GXT Channel 3
fPLL	GX Channel 2	100G Ethernet HIP	EMIB GX Channel 2
ATXPLL	GXT Channel 1	GXT Channel 1	EMIB GXT Channel 1
	GXT Channel 0	GXT Channel 0	EMIB GXT Channel 0
fPLL	GX Channel 5		EMIB GX Channel 5
ATXPLL	GXT Channel 4		EMIB GXT Channel 4
	GXT Channel 3		EMIB GXT Channel 3
fPLL	GX Channel 2		EMIB GX Channel 2
ATXPLL	GXT Channel 1		EMIB GXT Channel 1
	GXT Channel 0		EMIB GXT Channel 0
fPLL	GX Channel 5		EMIB GX Channel 5
ATXPLL	GXT Channel 4		EMIB GXT Channel 4
	GXT Channel 3		EMIB GXT Channel 3
fPLL	GX Channel 2		EMIB GX Channel 2
ATXPLL	GXT Channel 1		EMIB GXT Channel 1
	GXT Channel 0		EMIB GXT Channel 0
fPLL	GX Channel 5		EMIB GX Channel 5
ATXPLL	GXT Channel 4		EMIB GXT Channel 4
	GXT Channel 3		EMIB GXT Channel 3
fPLL	GX Channel 2		EMIB GX Channel 2
ATXPLL	GXT Channel 1		EMIB GXT Channel 1
	GXT Channel 0		EMIB GXT Channel 0

**1.4.6.3 50G Configuration**

Channel 0 and 1 of the top transceiver bank are used to implement the 50G configuration.



**Note:** AN refers to auto negotiation and LT refers to link training. Auto negotiation is an exchange, betters link partners to settle on a common data rate. Link training is the exchange to arrive at PMA settings.

The protocol standard specifies how to request the link partner Tx driver to adjust Tx deemphasis, but the standard does not state how or when to adjust receiver equalization. It is left to the manufacturer as to how they adjust their receiver equalization. The algorithm to arrive at RX settings is different between tiles.

**Figure 24. 50G Configuration**

fPLL	GX Channel 5		EMIB GX Channel 5
ATXPLL	GXT Channel 4	GXT Channel 3	EMIB GXT Channel 4
	GXT Channel 3	GXT Channel 2	EMIB GXT Channel 3
fPLL	GX Channel 2	100G Ethernet HIP	EMIB GX Channel 2
ATXPLL	GXT Channel 1	GXT Channel 1	EMIB GXT Channel 1
	GXT Channel 0	GXT Channel 0	EMIB GXT Channel 0
fPLL	GX Channel 5		EMIB GX Channel 5
ATXPLL	GXT Channel 4		EMIB GXT Channel 4
	GXT Channel 3		EMIB GXT Channel 3
fPLL	GX Channel 2		EMIB GX Channel 2
ATXPLL	GXT Channel 1		EMIB GXT Channel 1
	GXT Channel 0		EMIB GXT Channel 0
fPLL	GX Channel 5		EMIB GX Channel 5
ATXPLL	GXT Channel 4		EMIB GXT Channel 4
	GXT Channel 3		EMIB GXT Channel 3
fPLL	GX Channel 2		EMIB GX Channel 2
ATXPLL	GXT Channel 1		EMIB GXT Channel 1
	GXT Channel 0		EMIB GXT Channel 0
fPLL	GX Channel 5		EMIB GX Channel 5
ATXPLL	GXT Channel 4		EMIB GXT Channel 4
	GXT Channel 3		EMIB GXT Channel 3
fPLL	GX Channel 2		EMIB GX Channel 2
ATXPLL	GXT Channel 1		EMIB GXT Channel 1
	GXT Channel 0		EMIB GXT Channel 0



Channels 5-2 in the top bank of the tile can be used when the Ethernet HIP is configured in 50G mode.


### 1.4.7 PCIe Gen1/Gen2/Gen3 Hard IP Block

The PCIe Hard IP is an IP block that provides multiple layers of the protocol stack for PCI Express. The Stratix 10 Hard IP for PCIe is a complete PCIe solution that includes the Transaction, Data Link, and PHY/MAC layers. The Hard IP solution contains dedicated hard logic that connects to the transceiver PHY interface. Each transceiver tile contains a PCIe Hard IP block supporting PCIe Gen1, Gen2, or Gen3 protocols with x1, x2, x4, x8, and x16 configurations. x1, x2, x4 configurations result in unusable channels. The Hard IP resides at the bottom of the tile and is 16 channels high. Additionally, the block includes extensible VF (Virtual Functions) interface to enable implementation of up to 2K VFs via the SRIOV-w (Single-Root I/O Virtualization) bridge. The following table and figure show the possible PCIe Hard IP channel configurations, the number of unusable channels, and the number of channels available for other protocols.

**Table 12. PCIe Hard IP Channel Configurations Per Transceiver Tile**

PCIe Hard IP Configuration	Number of Unusable Channels	Number of Channels Available for Other Protocols
PCIe x1	7	16
PCIe x2	6	16
PCIe x4	4	16
PCIe x8	0	16
PCIe x16	16	8

**Figure 25. PCIe Hard IP Channel Configurations Per Transceiver Tile**



The table below maps all transceiver channels to PCIe Hard IP channels in available tiles.



**Table 13. PCIe Hard IP channel mapping across all tiles**

Tile Channel Sequence	PCIe Hard IP Channel	Index within I/O Bank	Bottom Left Tile Bank Number	Top Left Tile Bank Number	Bottom Right Tile Bank Number	Top Right Tile Bank Number
23	N/A	5	1F	1N	4F	4N
22	N/A	4	1F	1N	4F	4N
21	N/A	3	1F	1N	4F	4N
20	N/A	2	1F	1N	4F	4N
19	N/A	1	1F	1N	4F	4N
18	N/A	0	1F	1N	4F	4N
17	N/A	5	1E	1M	4E	4M
16	N/A	4	1E	1M	4E	4M
15	15	3	1E	1M	4E	4M
14	14	2	1E	1M	4E	4M
13	13	1	1E	1M	4E	4M
12	12	0	1E	1M	4E	4M
11	11	5	1D	1L	4D	4L
10	10	4	1D	1L	4D	4L
9	9	3	1D	1L	4D	4L
8	8	2	1D	1L	4D	4L
7	7	1	1D	1L	4D	4L
6	6	0	1D	1L	4D	4L
5	5	5	1C	1K	4C	4K
4	4	4	1C	1K	4C	4K
3	3	3	1C	1K	4C	4K
2	2	2	1C	1K	4C	4K
1	1	1	1C	1K	4C	4K
0	0	0	1C	1K	4C	4K

The PCIe Hard IP block includes extensible VF (Virtual Functions) interface to enable the implementation of up to 2K VFs via the SRIOV-2 (Single-Root I/O Virtualization) bridge.

In network virtualization, single root input/output virtualization or SR-IOV is a network interface that allows the isolation of the PCI Express resources for manageability and performance reasons. A single physical PCI Express can be shared on a virtual environment using the SR-IOV specification. The SR-IOV offers different virtual functions to different virtual components (e.g. network adapter) on a physical server machine.

<http://www.design-reuse.com/articles/32998/single-root-i-o-virtualization.html>




## 2 Implementing the PHY Layer in Stratix 10 H-Tile Transceivers

**Note:** Analog Parameter Settings feature will be fully supported in a future version of Quartus Prime Pro – Stratix 10 Edition Beta software.

### 2.1 Transceiver Design IP Blocks

The following figure shows all the design blocks involved in designing and using Stratix 10 transceivers.

**Figure 26. Stratix 10 Transceiver Design Fundamental Building Blocks**



### Related Links


[Resetting Transceiver Channels](#) on page 271

To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.



## 2.2 Transceiver Design Flow

Figure 27. Transceiver Design Flow



Note:

- (1) For more information refer to the "Introduction to Intel FPGA IP Cores" chapter in the "Quartus Prime Standard Edition Handbook Volume 1: Design and Synthesis"
- (2) Select analog parameter settings. Implementation information will be available in the future release of this user guide.

### Related Links

[Introduction to Intel FPGA IP Cores](#)

### 2.2.1 Select the PLL IP Core

Stratix 10 transceivers have the following three types of PLL IP cores:

- Advanced Transmit (ATX) PLL IP core.
- Fractional PLL (fPLL) IP core.
- Channel PLL / Clock Multiplier Unit (CMU) PLL IP core.

Select the appropriate PLL IP for your design. For additional details, refer to the *PLLs and Clock Networks* chapter.

Refer to *Introduction to Intel FPGA IP Cores* chapter in the *Quartus Prime handbook for details on instantiating, generating and modifying IP cores*.

### Related Links

- [PLLs and Clock Networks](#) on page 215
- [Introduction to Intel FPGA IP Cores](#)





## 2.2.2 Reset Controller

There are two methods to reset the transceivers in Stratix 10 devices:

- Use the Stratix 10 Transceiver PHY Reset Controller IP Core.
- Create your own reset controller that follows the recommended reset sequence.

### Related Links

[Resetting Transceiver Channels](#) on page 271

To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.

## 2.2.3 Create Reconfiguration Logic

Dynamic reconfiguration is the ability to dynamically modify the transceiver channels and PLL settings during device operation. To support dynamic reconfiguration, your design must include an Avalon master that can access the dynamic reconfiguration registers using the Avalon-MM interface.

The Avalon-MM master enables PLL and channel reconfiguration. You can dynamically adjust the PMA parameters, such as differential output voltage swing (Vod), and pre-emphasis settings. This adjustment can be done by writing to the Avalon-MM reconfiguration registers through the user generated Avalon-MM master.

For detailed information on dynamic reconfiguration, refer to *Reconfiguration Interface and Dynamic Reconfiguration* chapter.

### Related Links

[Reconfiguration Interface and Dynamic Reconfiguration](#) on page 341

This chapter explains the purpose and the use of the Stratix 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.

## 2.2.4 Connect the Native PHY IP Core to the PLL IP Core and Reset Controller

Connect the PHY IP, PLL IP core, and the reset controller. Write the top level module to connect all the IP blocks.

All of the I/O ports for each IP, can be seen in the `<phy instance name>.v` file or `<phy instance name>.vhd`, and in the `<phy_instance_name>_bb.v` file.

For more information about description of the ports, refer to the ports tables in the *PLLs, Using the Transceiver Native PHY IP Core*, and *Resetting Transceiver Channels* chapters.

### Related Links

[Resetting Transceiver Channels](#) on page 271

To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.



### 2.2.5 Connect Datapath

Connect the transceiver PHY layer design to the Media Access Controller (MAC) IP core or to a data generator/analyzer or a frame generator/analyzer. Assign pins to all I/O's using the **Assignment Editor** or updating the Quartus Prime Settings File.

1. Assign FPGA pins to all the transceiver and reference clock I/O pins. For more details, refer to the *Stratix 10 Pin Connection Guidelines*. Please contact your sales representative for further details.
2. All of the pin assignments set using the **Pin Planner** and the **Assignment Editor** are saved in the <top\_level\_project\_name>.qsf file. You can also directly modify the Quartus Prime Settings File (.qsf).

#### Related Links

[Quartus Prime Pro Edition Handbook Volume 1: Design and Synthesis](#)

Browse to Managing Project Settings topic for details on using the Assignment Editor

### 2.2.6 Modify Native PHY IP Core SDC

IP SDC is a new feature of the Native PHY IP core.

IP SDC will be produced for any clock that reaches the FPGA fabric. In transceiver applications where the `tx_clkouts` and `rx_clkouts` (plus some more) are routed to the FPGA fabric, these clocks will have SDC constraints on them in the Native PHY IP core.

### 2.2.7 Compile the Design

To compile the transceiver design, add the <phy\_instancename>.ip files for all the IP blocks generated using the IP Catalog to the Quartus Prime project library.

#### Related Links

[Quartus Prime Incremental Compilation for Hierarchical and Team-Based Design](#)

For more information about compilation details.

### 2.2.8 Verify Design Functionality

Simulate your design to verify the functionality of your design. For more details, refer to *Simulating the Native Transceiver PHY IP Core* section.

#### Related Links

- [Simulating the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 207  
Use simulation to verify the Native PHY transceiver functionality. The Quartus Prime Pro Edition software supports register transfer level (RTL) and gate-level simulation in both ModelSim®Intel and third-party simulators. You run simulations using your Quartus Prime project files.
- [Quartus Prime Handbook - Volume 3: Verification](#)  
Information about design simulation and verification.



## 2.3 Transceiver Protocols Using the Native PHY IP Core

**Table 14. Stratix 10 Transceiver Protocols and IP Core Support**

Protocol	PCS Support	Transceiver Configuration Rule <sup>2</sup>	Protocol Preset <sup>3</sup>	IP Core
PCIe Gen3 x1, x2, x4, x8	Standard	Gen3 PIPE	PCIe PIPE Gen3 x1 PCIe PIPE Gen3 x8	
PCIe Gen2 x1, x2, x4, x8	Standard	Gen2 PIPE	PCIe PIPE Gen2 x1 PCIe PIPE Gen2 x8	
PCIe Gen1 x1, x2, x4, x8	Standard	Gen1 PIPE	User created	
PCIe Gen3 x16	Standard			Yes
1000BASE-X Gigabit Ethernet	Standard	GbE	GIGE - 1.25 Gbps	
1000BASE-X Gigabit Ethernet with 1588	Standard	GbE 1588	GIGE - 1.25 Gbps 1588	
10GBASE-R	Enhanced	10GBASE-R	10GBASE-R Low Latency	
10GBASE-R 1588	Enhanced	10GBASE-R 1588	10GBASE-R 1588	
10GBASE-R Low Latency	Enhanced	10GBASE-R	10GBASE-R Low Latency	
10GBASE-R with KR FEC	Enhanced	10GBASE-R w/KR FEC	10GBASE-R w/KR FEC	
40GBASE-R	Enhanced	Basic (Enhanced PCS)	Low Latency Enhanced PCS <sup>4</sup>	
40GBASE-R with FEC/40GBASE-KR4 <sup>5</sup>	Enhanced	Basic w/KR FEC	User created	
100GBASE-R via CAUI-10	Enhanced	Basic (Enhanced PCS)	Low Latency Enhanced PCS <sup>6</sup>	
100GBASE-R via CAUI-10 with FEC	Enhanced	Basic w/KR FEC	User created	
10/40G Ethernet with KR FEC	Enhanced	Basic (Enhanced PCS)		Yes

*continued...*

- 2 For more information about Transceiver Configuration Rules, refer to [Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108.
- 3 For those protocols that don't have an existing preset, Intel recommends the user to create their own or use the available protocol IP core. For more information about Protocol Presets, refer to [Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108.
- 4 To implement 40GBASE-R using the Low Latency Enhanced PCS preset, change the number of data channels to four.
- 5 Link training, auto speed negotiation and sequencer functions are not included in the Native PHY IP Core. The user would have to create soft logic to implement these functions when using Native PHY IP Core.
- 6 To implement 100GBASE-R via CAUI using the Low Latency Enhanced PCS preset, change the number of data channels to 10 and select appropriate PCS-FPGA Fabric and PCS-PMA width.



Protocol	PCS Support	Transceiver Configuration Rule <sup>2</sup>	Protocol Preset <sup>3</sup>	IP Core
SPAUI	Standard and Enhanced	Basic/Custom (Standard PCS) Basic (Enhanced PCS)	User created	
DDR XAUI	Standard and Enhanced	Basic/Custom (Standard PCS) Basic (Enhanced PCS)	User created	
Interlaken (CEI-6G/11G) <sup>7</sup>	Enhanced	Interlaken	Interlaken 10x12.5Gbps Interlaken 6x10.3Gbps Interlaken 1x6.25Gbps	
50G-300G Interlaken @ 15G	Enhanced	Basic (Enhanced PCS)		Yes
OTU-4 (100G) via OTL4.10/OIF SFI-S	Enhanced	Basic (Enhanced PCS)	SFI-S 64:64 4x11.3 Gbps <sup>8</sup>	
OTU-3 (40G) via OTL3.4/OIF SFI-5.2/SFI-5.1	Enhanced	Basic (Enhanced PCS)	User created	
OTU-2 (10G) via SFP+/SFF-8431/CEI-11G	Enhanced	Basic (Enhanced PCS)	User created	
OTU-2 (10G) via OIF SFI-5.1s	Enhanced	Basic (Enhanced PCS)	User created	
OTU-1 (2.7G)	Standard	Basic/Custom (Standard PCS)	User created	
SONET/SDH STS-768/STM-256 (40G) via OIF SFI-5.2/STL256.4	Enhanced	Basic (Enhanced PCS)	User created	
SONET/SDH STS-768/STM-256 (40G) via OIF SFI-5.1	Enhanced	Basic (Enhanced PCS)	User created	
SONET/SDH STS-192/STM-64 (10G) via SFP+/SFF-8431/CEI-11G	Enhanced	Basic (Enhanced PCS)	User created	
SONET/SDH STS-192/STM-64 (10G) via OIF SFI-5.1s/SxI-5/SFI-4.2	Enhanced	Basic (Enhanced PCS)	User created	

*continued...*

- 2 For more information about Transceiver Configuration Rules, refer to [Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108.
- 3 For those protocols that don't have an existing preset, Intel recommends the user to create their own or use the available protocol IP core. For more information about Protocol Presets, refer to [Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108.
- 7 A Transmit PCS soft bonding logic required for multi-lane bonding configuration is provided in the design example.
- 8 To implement OTU-4 (100G) via OTL4.10/OIF SFI-S using SFI-S 64:64 4x11.3Gbps preset, change the number of data channels to 10 for OTL4.10 or user desired number of channels and datarate implemented for SFI-S.



Protocol	PCS Support	Transceiver Configuration Rule <sup>2</sup>	Protocol Preset <sup>3</sup>	IP Core
SONET STS-96 (5G) via OIF SFI-5.1s	Enhanced	Basic/Custom (Standard PCS)	SONET/SDH OC-96	
SONET/SDH STS-48/STM-16 (2.5G) via SFP/TFI-5.1	Standard	Basic/Custom (Standard PCS)	SONET/SDH OC-48	
SONET/SDH STS-12/STM-4 (0.622G) via SFP/TFI-5.1	Standard	Basic/Custom (Standard PCS)	SONET/SDH OC-12	
Intel QPI 1.1/2.0	PCS Direct	PCS Direct	User created	
SD-SDI/HD-SDI/3G-SDI	Standard	Basic/Custom (Standard PCS)	SDI 3G NTSC SDI 3G PAL SDI HD NTSC SDI HD PAL	
Triple-Rate SDI	Standard	Basic/Custom (Standard PCS)	SDI Triple rate Rx	
Vx1	Standard	Basic/Custom (Standard PCS)	User created	
DisplayPort	Standard	Basic/Custom (Standard PCS)	User created	
1.25G/2.5G 10G GPON/EPON	Enhanced	Basic (Enhanced PCS)	User created	
2.5G/1.25G GPON/EPON	Standard	Basic/Custom (Standard PCS)	User created	
16G/10G Fibre Channel	Enhanced	Basic (Enhanced PCS)	User created	
8G/4G/2G/1G Fibre Channel	Standard	Basic/Custom (Standard PCS)	User created	
EDR Infiniband x1, x4	Enhanced (low latency mode) PCS Direct	Basic (Enhanced PCS) PCS Direct	User created	
FDR/FDR-10 Infiniband x1, x4, x12	Enhanced	Basic (Enhanced PCS)	User created	
SDR/DDR/QDR Infiniband x1, x4, x12	Standard	Basic/Custom (Standard PCS)	User created	
CPRI v6.1 12.16512/ CPRI v6.0 10.1376 Gbps	Enhanced	10GBASE-R 1588	User created	
CPRI 4.2/OBSAI RP3 v4.2	Standard	CPRI (Auto)/CPRI (Manual)	CPRI 9.8Gbps Auto Mode CPRI 9.8 Gbps Manual Mode	
SRIO 2.2/1.3	Standard	Basic/Custom with Rate Match(Standard PCS)	Serial Rapid IO 1.25 Gbps	

*continued...*

2 For more information about Transceiver Configuration Rules, refer to [Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108.

3 For those protocols that don't have an existing preset, Intel recommends the user to create their own or use the available protocol IP core. For more information about Protocol Presets, refer to [Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108.



Protocol	PCS Support	Transceiver Configuration Rule <sup>2</sup>	Protocol Preset <sup>3</sup>	IP Core
SRIO 2.0	Standard	Basic/Custom (Standard PCS)	User created	
SAS 3.0	Enhanced	Basic (Enhanced PCS)	User created	
RapidIO Gen2	Standard	Basic/Custom (Standard PCS)		Yes
SATA 3.0/2.0/1.0 and SAS 2.0/1.1/1.0	Standard	Basic/Custom (Standard PCS)	SAS Gen2/Gen1.1/Gen1 SATA Gen3/Gen2/Gen1	
SerialLite III Streaming @17.4G		Basic (Enhanced PCS)		Yes
HiGig/HiGig+/HiGig2/HiGig2+	Standard	Basic/Custom (Standard PCS)	User created	
JESD204A	Standard	Basic/Custom (Standard PCS)	User created	
JESD204B @12.5G	Enhanced	Basic (Enhanced PCS)For JESD204B, Enhanced PCS is used when the data rate is above 12.0 Gbps		Yes
ASI	Standard	Basic/Custom (Standard PCS)	User created	
SPI-5 (100G)/SPI-5 (50G)	Enhanced	Basic (Enhanced PCS)	User created	
Custom and other protocols	Standard and Enhanced PCS Direct	Basis/Custom (Standard PCS) Basic (Enhanced PCS) Basic/Custom with Rate Match (Standard PCS) PCS Direct	User created	

## 2.4 Configuring the Native PHY IP Core

This section describes the use of the Intel-provided Transceiver Native PHY IP core. This Native PHY IP core is the primary design entry tool and provides direct access to Stratix 10 transceiver PHY features.

Use the Native PHY IP core to configure the transceiver PHY for your protocol implementation. To instantiate the IP, select the Stratix 10 device family, click **Tools** ► **IP Catalog** to select your IP core variation. Use the **Parameter Editor** to specify the IP parameters and configure the PHY IP for your protocol implementation. To quickly configure the PHY IP, select a preset that matches your protocol configuration as a starting point. Presets are PHY IP configuration settings for various protocols that are stored in the IP **Parameter Editor**. Presets are explained in detail in the *Presets* section below.

- 
- 2 For more information about Transceiver Configuration Rules, refer to [Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108.
  - 3 For those protocols that don't have an existing preset, Intel recommends the user to create their own or use the available protocol IP core. For more information about Protocol Presets, refer to [Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108.



You can also configure the PHY IP by selecting an appropriate **Transceiver Configuration Rule**. The transceiver configuration rules check the valid combinations of the PCS and PMA blocks in the transceiver PHY layer, and report errors or warnings for any invalid settings.

Use the Native PHY IP core to instantiate one of the following PCS options:

- Standard PCS
- Enhanced PCS
- PCIe Gen3 PCS
- PCS Direct

Based on the Transceiver Configuration Rule that you select, the PHY IP core selects the appropriate PCS. Refer to the *How to Place Channels for PIPE Configuration* section or the PCIe solutions guides on restrictions on placement of transceiver channels next to active banks with PCI Express interfaces that are Gen3 capable.

After you configure the PHY IP core in the **Parameter Editor**, click **Generate HDL** to generate the IP instance. The top level file generated with the IP instance includes all the available ports for your configuration. Use these ports to connect the PHY IP core to the PLL IP core, the reset controller IP core, and to other IP cores in your design.

**Figure 28. Native PHY IP Core Ports and Functional Blocks**







Figure 29. Native PHY IP Core Parameter Editor



**Note:** Although the Quartus Prime Pro Edition software provides legality checks, the supported FPGA fabric to PCS interface widths and the supported data rates are pending characterization.

### 2.4.1 Protocol Presets

You can select preset settings for the Native PHY IP core defined for each protocol. Use presets as a starting point to specify parameters for your specific protocol or application.

To apply a preset to the Native PHY IP core, double-click on the preset name. When you apply a preset, all relevant options and parameters are set in the current instance of the Native PHY IP core. For example, selecting the **Interlaken** preset enables all parameters and ports that the Interlaken protocol requires.

Selecting a preset does not prevent you from changing any parameter to meet the requirements of your design. Any changes that you make are validated by the design rules for the transceiver configuration rules you specified, not the selected preset.

**Note:** Selecting a preset clears any prior selections user has made so far.

### 2.4.2 GXT Channels

You can instantiate up to 16 GXT channels using a Stratix 10 H-Tile Native PHY IP instance.

Set the following parameters:





- Set the **VCCR\_GXB and VCCT\_GXB supply voltage** for the transceiver parameter to **1\_1V**.
- Set the **TX channel bonding mode** parameter to **Not Bonded**.
- Set the **datarate** parameter between 17400 and 28300.
- Set the **number of channels** between 1 and 16.

Because each ATXPLL's `tx_serial_clk_gt` can connect up to 2 GXT channels, you must instantiate one to eight ATXPLLs. Be aware of the GXT channel location and connect the appropriate ATXPLL's `tx_serial_clk_gt` port to the Native PHY IP Core's `tx_serial_clk` port.

Refer to *Using the ATXPLL for GXT Channels* section for more details.

### Related Links

[Using the ATX PLL for GXT Channels](#) on page 221

## 2.4.3 Reconfiguring Between GX and GXT Channels

All GXT channels can be reconfigured to GX channels ( $\leq 17.4\text{Gbps}$ ).

The receive datapath can be reconfigured by changing any of the following values in the Native PHY:

- Changing the reference clock source
- Changing the CDR's M/N/L counter values

The transmit datapath can be reconfigured by either of the following methods:

- An ATXPLL drives the GXT clock lines, and a different ATXPLL/fPLL drives the GX clock lines. The Native PHY IP core has two TX clock inputs selected.
  - Change the TX serial clock source in the Native PHY IP core to select between GXT and GX datarates.
- A single ATXPLL drives the GXT clock line and GX clock lines. Both the `tx_serial_clk` and `tx_serial_clk_gt` output ports must be enabled in the ATXPLL. The Native PHY IP core is configured to have two TX clock inputs and are connected to the serial clock ports in the ATXPLL.
  - The ATXPLL is reconfigured when switching between GXT and GX datarates. The ATXPLL needs to be recalibrated after reconfiguration.
  - The Native PHY IP core switches between the two `tx_serial_clk` sources.

The Native PHY IP core needs to be recalibrated if the receive or transmit datarate changes. The Native PHY recalibration must occur after the ATXPLL has locked if a single ATXPLL is used for the GXT and GX datarate for transmit (the second method above).

**Note:** The **TX local division factor** parameter in the Native PHY IP core cannot be used to switch between GXT and GX datarates when the GXT datarate is a multiple of the GX datarate.

Dynamic reconfiguration between GX and GXT datarates will be supported in a future Quartus Prime Pro Edition release.



### 2.4.4 General and Datapath Parameters

You can customize your instance of the Native PHY IP core by specifying parameter values. In the **Parameter Editor**, the parameters are organized in the following sections for each functional block and feature:

- General, Common PMA Options, and Datapath Options
- TX PMA
- RX PMA
- Standard PCS
- Enhanced PCS
- PCS Direct Datapath
- PCS-Core Interface
- Dynamic Reconfiguration
- Analog PMA Settings (Optional)
- Generation Options


**Table 15. General, Common PMA Options, and Datapath Options**

Parameter	Value	Description
<b>Message level for rule violations</b>	<b>error warning</b>	Specifies the messaging level for parameter rule violations. Selecting <b>error</b> causes all rule violations to prevent IP generation. Selecting <b>warning</b> displays all rule violations as warnings in the message window and allows IP generation despite the violations. <sup>9</sup>
<b>VCCR_GXB and VCCT_GXB supply voltage for the Transceiver</b>	<b>1_0V, 1_1V</b>	Selects the VCCR_GXB and VCCT_GXB supply voltage for the Transceiver.
<b>Transceiver Link Type</b>	<b>sr, lr</b>	Selects the type of transceiver interface interconnect, sr-Short Reach (Chip-to-chip or Chip-to-module communication), lr-Long Reach (Backplane or Direct Attached Copper communication).
<b>Transceiver configuration rules</b>	User Selection	Specifies the valid configuration rules for the transceiver. This parameter specifies the configuration rule against which the <b>Parameter Editor</b> checks your PMA and PCS parameter settings for specific protocols. Depending on the transceiver configuration rule selected, the <b>Parameter Editor</b> validates the parameters and options selected by you and generates error messages or warnings for all invalid settings.  To determine the transceiver configuration rule to be selected for your protocol, refer to <i>Transceiver Protocols using Stratix 10 H-Tile Transceiver Native PHY IP Core</i> table for more details about each transceiver configuration rule.  This parameter is used for rule checking and is not a preset. You need to set all parameters for your protocol implementation.  <i>Note:</i> For a full description of the Transceiver Configuration Rule Parameter Settings, refer to <a href="#">Table 16</a> on page 44 in this section.
<b>Transceiver Channel Type</b>	<b>GX GXT</b>	Selects whether the transceiver is configured as a GX or GXT channel.
<i>continued...</i>		

<sup>9</sup> Although you can generate the PHY with warnings, you may not be able to compile the PHY in Quartus Prime Pro Edition.



Parameter	Value	Description
<b>PMA configuration rules</b>	<b>Basic</b> <b>SATA/SAS</b> <b>QPI</b> <b>GPON</b>	Specifies the configuration rule for PMA. Select Basic for all other protocol modes except for SATA, GPON, and QPI. SATA (Serial ATA) can be used only if the <b>Transceiver configuration rule</b> is set to <b>Basic/Custom (Standard PCS)</b> . GPON can be used only if the <b>Transceiver configuration rule</b> is set to <b>Basic (Enhanced PCS)</b> . QPI can be used only if the <b>Transceiver configuration rule</b> is set to <b>PCS Direct</b> .
<b>Transceiver mode</b>	<b>TX/RX Duplex</b> <b>TX Simplex</b> <b>RX Simplex</b>	Specifies the operational mode of the transceiver. <ul style="list-style-type: none"> <li>• <b>TX/RX Duplex</b> : Specifies a single channel that supports both transmission and reception.</li> <li>• <b>TX Simplex</b> : Specifies a single channel that supports only transmission.</li> <li>• <b>RX Simplex</b> : Specifies a single channel that supports only reception.</li> </ul> The default is <b>TX/RX Duplex</b> . <i>Note:</i> QPI is only supported in TX/RX duplex mode.
<b>Number of data channels</b>	<b>1 – 24</b>	Specifies the number of transceiver channels to be implemented. The default value is <b>1</b> .
<b>Data rate</b>	< <i>valid transceiver data rate</i> >	Specifies the data rate in megabits per second (Mbps).
<b>Enable datapath and interface reconfiguration</b>	<b>On/Off</b>	When you turn this option on, you can preconfigure and dynamically switch between the Standard PCS, Enhanced PCS, and PCS direct datapaths. You cannot enable the simplified data interface option if you intend on using this feature to support channel reconfiguration. The default value is <b>Off</b> .
<b>Enable simplified data interface</b>	<b>On/Off</b>	By default, all 80-bits are ports for the <code>tx_parallel_data</code> and <code>rx_parallel_data</code> buses are exposed. You must understand the mapping of data and control signals within the interface. Refer to the <i>Enhanced PCS TX and RX Control Ports</i> section for details about mapping of data and control signals. When you turn on this option, the Native PHY IP core presents a simplified data and control interface between the FPGA fabric and transceiver. Only the sub-set of the 80-bits that are active for a particular FPGA fabric width are ports. You cannot enable simplified data interface when double rate transfer mode is enabled. The default value is <b>Off</b> .
<b>Enable double rate transfer mode</b>	<b>On/Off</b>	When selected, the Native PHY IP core splits the PCS parallel data into two words and each word is transferred to and from the transceiver interface at twice the parallel clock frequency and half the normal width of the fabric core interface. You cannot enable simplified data interface when double rate transfer mode is enabled.



**Table 16. Transceiver Configuration Rule Parameters**

Transceiver Configuration Setting	Description
<b>Basic/Custom (Standard PCS)</b>	Enforces a standard set of rules within the Standard PCS. Select these rules to implement custom protocols requiring blocks within the Standard PCS or protocols not covered by the other configuration rules.
<b>Basic/Custom w /Rate Match (Standard PCS)</b>	Enforces a standard set of rules including rules for the Rate Match FIFO within the Standard PCS. Select these rules to implement custom protocols requiring blocks within the Standard PCS or protocols not covered by the other configuration rules.
<b>CPRI (Auto)</b>	Enforces rules required by the CPRI protocol. The receiver word aligner mode is set to <b>Auto</b> . In <b>Auto</b> mode, the word aligner is set to deterministic latency.
<b>CPRI (Manual)</b>	Enforces rules required by the CPRI protocol. The receiver word aligner mode is set to <b>Manual</b> . In <b>Manual</b> mode, logic in the FPGA fabric controls the word aligner.
<b>GbE</b>	Enforces rules that the 1 Gbps Ethernet (1 GbE) protocol requires.
<b>GbE 1588</b>	Enforces rules for the 1 GbE protocol with support for Precision time protocol (PTP) as defined in the <i>IEEE 1588 Standard</i> .
<b>Gen1 PIPE</b>	Enforces rules for a Gen1 PCIe PIPE interface that you can connect to a soft MAC and Data Link Layer.
<b>Gen2 PIPE</b>	Enforces rules for a Gen2 PCIe PIPE interface that you can connect to a soft MAC and Data Link Layer.
<b>Gen3 PIPE</b>	Enforces rules for a Gen3 PCIe PIPE interface that you can connect to a soft MAC and Data Link Layer.
<b>Basic (Enhanced PCS)</b>	Enforces a standard set of rules within the Enhanced PCS. Select these rules to implement protocols requiring blocks within the Enhanced PCS or protocols not covered by the other configuration rules.
<b>Interlaken</b>	Enforces rules required by the Interlaken protocol.
<b>10GBASE-R</b>	Enforces rules required by the 10GBASE-R protocol.
<b>10GBASE-R 1588</b>	Enforces rules required by the 10GBASE-R protocol with 1588 enabled. This setting can also be used to implement CPRI protocol version 6.1 and later.
<b>10GBASE-R w/KR FEC</b>	Enforces rules required by the 10GBASE-R protocol with KR FEC block enabled.
<b>40GBASE-R w/KR FEC</b>	Enforces rules required by the 40GBASE-R protocol with the KR FEC block enabled.
<b>Basic w/KR FEC</b>	Enforces a standard set of rules required by the Enhanced PCS when you enable the KR FEC block. Select this rule to implement custom protocols requiring blocks within the Enhanced PCS or protocols not covered by the other configuration rules.
<b>PCS Direct</b>	Enforces rules required by the PCS Direct mode. In this configuration the data flows through the PCS channel, but all the internal PCS blocks are bypassed. If required, the PCS functionality can be implemented in the FPGA fabric.

**Related Links**

- [Enhanced PCS TX and RX Control Ports](#) on page 96  
This section describes the `tx_control` and `rx_control` bit encodings for different protocol configurations.
- [Transceiver Protocols Using the Native PHY IP Core](#) on page 35



## 2.4.5 PMA Parameters

You can specify values for the following types of PMA parameters:

TX PMA:

- TX Bonding Options
- TX PLL Options
- TX PMA Optional Ports

RX PMA:

- RX CDR Options
- RX PMA Optional Ports

**Table 17. TX Bonding Options**

Parameter	Value	Description
<b>TX channel bonding mode</b>	<b>Not bonded</b> <b>PMA only bonding</b> <b>PMA and PCS bonding</b>	<p>Selects the bonding mode to be used for the channels specified. Bonded channels use a single TX PLL to generate a clock that drives multiple channels, reducing channel-to-channel skew. The following options are available:</p> <p><b>Not bonded:</b> In a non-bonded configuration, only the high speed serial clock is expected to be connected from the TX PLL to the Native PHY IP core. The low speed parallel clock is generated by the local clock generation block (CGB) present in the transceiver channel. For non-bonded configurations, because the channels are not related to each other and the feedback path is local to the PLL, the skew between channels cannot be calculated.</p> <p><b>PMA only bonding:</b> In PMA bonding, the high speed serial clock is routed from the transmitter PLL to the master CGB. The master CGB generates the high speed and low parallel clocks and the local CGB for each channel is bypassed. Refer to the <i>Channel Bonding</i> section for more details.</p> <p><b>PMA and PCS bonding :</b> In a PMA and PCS bonded configuration, the local CGB in each channel is bypassed and the parallel clocks generated by the master CGB are used to clock the network. The master CGB generates both the high and low speed clocks. The master channel generates the PCS control signals and distributes to other channels through a control plane block.</p> <p>The default value is <b>Not bonded</b>. Refer to <i>Channel Bonding</i> section in <i>PLLs and Clock Networks</i> chapter for more details.</p>
<b>PCS TX channel bonding master</b>	<b>Auto, 0 to &lt;number of channels&gt; -1</b>	<p>This feature is only available if PMA and PCS bonding mode has been enabled. Specifies the master PCS channel for PCS bonded configurations. Each Native PHY IP core instance configured with bonding must specify a bonding master. If you select <b>Auto</b>, the Native PHY IP core automatically selects a recommended channel. The default value is <b>Auto</b>. Refer to the <i>PLLs and Clock Networks</i> chapter for more information about the TX channel bonding master.</p>
<b>Actual PCS TX channel bonding master</b>	<b>0 to &lt;number of channels&gt; -1</b>	<p>This parameter is automatically populated based on your selection for the <b>PCS TX channel bonding master</b> parameter. Indicates the selected master PCS channel for PCS bonded configurations.</p>
<b>PCS reset sequence</b>	<b>Independent</b> <b>Simultaneous</b>	<p>Selects whether PCS tx/rx_digitalreset will be asserted and deasserted independently or simultaneously. Selecting independent, will stagger the assertion and deassertion of the PCS reset of each transceiver channel one after the other. The independent setting is recommended for PCS non-bonded</p>
<i>continued...</i>		



Parameter	Value	Description
		<p>configurations. Selecting simultaneous, will simultaneously assert and deassert all the PCS resets of each transceiver channel. Simultaneous setting is required for the following operations:</p> <ul style="list-style-type: none"> <li>• PCS bonding configuration</li> <li>• When multiple channels need to be released from reset at the same time. Example: Interlaken is non-bonded but requires the channels to be out of reset at the same time.</li> </ul>

**Table 18. TX PLL Options**

TX PLL Options are only available if you have selected non bonded for TX channel bonding mode. The note on the bottom of the **TX PLL Options** tab in the GUI indicates the required output clock frequency of the external TX PLL IP instance.

Parameter	Value	Description
<b>TX local clock division factor</b>	<b>1, 2, 4, 8</b>	Specifies the value of the divider available in the transceiver channels to divide the TX PLL output clock to generate the correct frequencies for the parallel and serial clocks.
<b>Number of TX PLL clock inputs per channel</b>	<b>1, 2, 3, 4</b>	Specifies the number of TX PLL clock inputs per channel. Use this parameter when you plan to dynamically switch between TX PLL clock sources. Up to four input sources are possible.
<b>Initial TX PLL clock input selection</b>	<b>0 to &lt;number of TX PLL clock inputs&gt; -1</b>	Specifies the initially selected TX PLL clock input. This parameter is necessary when you plan to switch between multiple TX PLL clock inputs.

**Table 19. TX PMA Optional Ports**

Parameter	Value	Description
<b>Enable tx_pma_iqtxrx_clkout port</b>	<b>On/Off</b>	Enables the optional tx_pma_iqtxrx_clkout output clock. This clock can be used to cascade the TX PMA output clock to the input of a PLL.
<b>Enable tx_pma_elecidle port</b>	<b>On/Off</b>	Enables the tx_pma_elecidle port. When you assert this port, the transmitter is forced into an electrical idle condition. This port has no effect when the transceiver is configured for PCI Express.

**Table 20. RX CDR Options**

Parameter	Value	Description
<b>Number of CDR reference clocks</b>	<b>1 - 5</b>	Specifies the number of CDR reference clocks. Up to 5 sources are possible. The default value is 1.
<b>Selected CDR reference clock</b>	<b>0 to &lt;number of CDR reference clocks&gt; -1</b>	Specifies the initial CDR reference clock. This parameter determines the available CDR references used. The default value is 0.
<b>Selected CDR reference clock frequency</b>	<i>&lt; data rate dependent &gt;</i>	Specifies the CDR reference clock frequency. This value depends on the data rate specified. You should choose a lane data rate that results in a standard board oscillator reference clock frequency to drive the CDR reference clock and meet jitter requirements. Choosing a lane data rate that deviates from standard reference clock frequencies may result in custom board oscillator clock frequencies, which may be prohibitively expensive or unavailable.
<b>PPM detector threshold</b>	<b>100 300 500 1000</b>	Specifies the PPM threshold for the CDR. If the PPM between the incoming serial data and the CDR reference clock, exceeds this threshold value, the CDR will declare lose of lock. The default value is 1000.



Table 21. RX PMA Optional Ports

Parameters	Value	Description
Enable rx_pma_iqtxrx_clkout port	On/Off	Enables the optional rx_pma_iqtxrx_clkout output clock. This clock can be used to cascade the RX PMA output clock to the input of a PLL.
Enable rx_pma_clkslip port	On/Off	Enables the optional rx_pma_clkslip control input port. When asserted, indicates that the deserializer has either skipped one serial bit or paused the serial clock for one cycle to achieve word alignment. As a result, the period of the parallel clock could be extended by 1 unit interval (UI) during the clock slip operation.
Enable rx_is_lockedto data port	On/Off	Enables the optional rx_is_lockedto data status output port. This signal indicates that the RX CDR is currently in lock to data mode or is attempting to lock to the incoming data stream. This is an asynchronous output signal.
Enable rx_is_lockedto ref port	On/Off	Enables the optional rx_is_lockedto ref status output port. This signal indicates that the RX CDR is currently locked to the CDR reference clock. This is an asynchronous output signal.
Enable rx_set_lockedto data port and rx_set_lockedto ref ports	On/Off	Enables the optional rx_set_lockedto data and rx_set_lockedto ref control input ports. You can use these control ports to manually control the lock mode of the RX CDR. These are asynchronous input signals.
Enable PRBS (Pseudo Random Bit Sequence) verifier control and status port	On/Off	Enables the optional rx_prbs_err, rx_prbs_clr, and rx_prbs_done control ports. These ports control and collect status from the internal PRBS verifier.
Enable rx_serialpbken port	On/Off	Enables the optional rx_serialpbken control input port. The assertion of this signal enables the TX to RX serial loopback path within the transceiver. This is an asynchronous input signal.

#### Related Links

- [PLLs and Clock Networks](#) on page 215
- [Channel Bonding](#) on page 253
- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65

### 2.4.6 PCS-Core Interface Parameters

This section defines parameters available in the Native PHY IP core GUI to customize the PCS to core interface. The following table describes the available parameters. Based on the selection of the Transceiver Configuration Rule, if the specified settings violate the protocol standard, the **Native PHY IP core Parameter Editor** prints error or warning messages.

Table 22. PCS-Core Interface Parameters

Parameter	Range	Description
<b>General Interface Options</b>		
Enable TX fast pipeline registers	On / Off	Enables the optional Hyper pipeline registers in the TX parallel datapath when needed to close timing.
Enable RX fast pipeline registers	On / Off	Enables the optional Hyper pipeline registers in the RX parallel datapath when needed to close timing.
<i>continued...</i>		



Parameter	Range	Description
<b>Enable PCS reset status ports</b>	<b>On / Off</b>	Enables the optional TX digital reset and RX digital reset release status output ports including: <ul style="list-style-type: none"> <li>tx_transfer_ready</li> <li>rx_transfer_ready</li> <li>tx_fifo_ready</li> <li>rx_fifo_ready</li> <li>tx_digitalreset_timeout</li> <li>rx_digitalreset_timeout</li> </ul>
<b>TX PCS-Core Interface FIFO</b>		
<b>TX Core Interface FIFO Mode</b>	<b>Phase-Compensation Register Interlaken Basic</b>	The TX PCS FIFO is always operating in Phase Compensation mode. The selection range specifies one of the following modes for the TX Core FIFO: <ul style="list-style-type: none"> <li><b>Phase Compensation:</b> The TX Core FIFO compensates for the clock phase difference between the read clock tx_clkout and the write clocks tx_coreclkkin or tx_clkout.</li> <li><b>Register:</b> The TX Core FIFO is bypassed. The user must connect the write clock tx_coreclkkin to the read clock tx_clkout. The tx_parallel_data, tx_control and tx_enh_data_valid are registered at the FIFO output. Assert tx_enh_data_valid port 1'b1 at all times.</li> <li><b>Interlaken:</b> The TX Core FIFO acts as an elastic buffer. In this mode, there are additional signals to control the data flow into the FIFO. Therefore, the FIFO write clock frequency does not have to be the same as the read clock frequency. You can control writes to the FIFO with tx_fifo_wr_en. By monitoring the FIFO flags, you can avoid the FIFO full and empty conditions. The Interlaken frame generator controls reading of the data from the TX FIFO.</li> <li><b>Basic:</b> The TX Core FIFO acts as an elastic buffer. This mode allows driving write and read side of FIFO with different clock frequencies. Monitor FIFO flag to control write and read operations. For additional details refer to <i>Enhanced PCS FIFO Operation</i> section.</li> </ul>
<b>TX FIFO partially full threshold</b>	<b>0-31</b>	Specifies the partially full threshold for the PCS TX Core FIFO. Enter the value at which you want the TX Core FIFO to flag a partially full status.
<b>TX FIFO partially empty threshold</b>	<b>0-31</b>	Specifies the partially empty threshold for the PCS TX Core FIFO. Enter the value at which you want the TX Core FIFO to flag a partially empty status.
<b>Enable tx_fifo_full port</b>	<b>On / Off</b>	Enables the <b>tx_fifo_full port</b> . This signal indicates when the TX Core FIFO is full. This signal is synchronous to tx_coreclkkin.
<b>Enable tx_fifo_empty port</b>	<b>On / Off</b>	Enables the <b>tx_fifo_empty port</b> . This signal indicates when the TX Core FIFO is empty. This is an asynchronous signal.
<b>Enable tx_fifo_pfull port</b>	<b>On / Off</b>	Enables the <b>tx_fifo_pfull port</b> . This signal indicates when the TX Core FIFO reaches the specified partially full threshold. This signal is synchronous to tx_coreclkkin.
<b>Enable tx_fifo_pempty port</b>	<b>On / Off</b>	Enables the <b>tx_fifo_pempty port</b> . This signal indicates when the Core TX FIFO reaches the specified partially empty threshold. This is an asynchronous signal.
<b>Enable tx_dll_lock port</b>	<b>On/Off</b>	Enables the transmit delay locked-loop port. This signal is synchronous to tx_clkout.
<b>RX PCS-Core Interface FIFO</b>		
<b>RX PCS-Core Interface FIFO Mode</b>	<b>Phase-Compensation</b>	Specifies one of the following modes for PCS RX FIFO:

*continued...*





Parameter	Range	Description
<b>Phase-Compensation - Register</b> <b>Phase Compensation - Basic</b> <b>Register</b> <b>Register - Phase Compensation</b> <b>Register - Basic</b> <b>Interlaken</b> <b>10GBASE-R</b>		<ul style="list-style-type: none"> <li>• <b>Phase Compensation:</b> This mode places both the RX PCS FIFO and RX Core FIFO in Phase Compensation mode. It compensates for the clock phase difference between the read clocks <code>rx_coreclkkin</code> or <code>tx_clkout</code> and the write clock <code>rx_clkout</code>.</li> <li>• <b>Phase Compensation-Register:</b> This mode places the RX PCS FIFO in Phase Compensation mode and the RX Core FIFO in Register Mode. The RX Core FIFO's read clock <code>rx_coreclkkin</code> and write clock <code>rx_clkout</code> are tied together. With double rate transfer mode disabled, this mode is limited to Standard PCS PMA widths combinations of 8, 10, 16, or 20 with byte serializer/deserializer disabled and Enhanced PCS with Gearbox Ratios of 32:32 or 40:40 and PCS Direct with interface widths of 40-bits or less. Additional configurations can be supported with double rate transfer mode enabled.</li> <li>• <b>Phase Compensation-Basic:</b> This mode places the RX PCS FIFO in Phase Compensation mode and the RX Core FIFO in Basic Mode. This mode can only be used with Enhanced PCS and PCS Direct. The RX Core FIFO in Basic mode acts as an elastic buffer or clock crossing FIFO similar to Interlaken mode where the <code>rx_coreclkkin</code> and <code>rx_clkout</code> can be asynchronous and of different frequencies. You must implement a FSM that monitors the FIFO status flags and manage the FIFO read and write enable in preventing the FIFO overflow and underflow conditions. more</li> <li>• <b>Register :</b> The RX PCS FIFO and RX Core FIFO is bypassed. The FIFO's read clock <code>rx_coreclkkin</code> and write clock <code>rx_clkout</code> are tied together. The <code>rx_parallel_data</code>, <code>rx_control</code>, and <code>rx_enh_data_valid</code> are registered at the FIFO output.</li> <li>• <b>Register-Phase Compensation:</b> This mode places the RX PCS FIFO in Register mode and the RX Core FIFO in Phase Compensation mode. This mode is limited to Standard PCS PMA widths combinations of 8, 10, 16, or 20 with byte serializer/deserializer disabled and Enhanced PCS with Gearbox Ratios of 32:32 or 40:40 and PCS Direct with interface widths of 40-bits or less.</li> <li>• <b>Register-Basic:</b> This mode places the RX PCS FIFO in Register mode and the RX Core FIFO in Basic mode. This mode can only be used with Enhanced PCS with Gearbox Ratios of 32:32 or 40:40 and PCS Direct with interface widths of 40-bits or less. The RX Core FIFO in Basic mode acts as an elastic buffer or clock crossing FIFO similar to Interlaken mode where the <code>rx_coreclkkin</code> and <code>rx_clkout</code> can be asynchronous and of different frequencies. You must implement a FSM that monitors the FIFO status flags and manage the FIFO read and write enable in preventing the FIFO overflow and underflow conditions.</li> <li>• <b>Interlaken:</b> Select this mode for the Interlaken protocol. To implement the deskew process, you must implement an FSM that controls the FIFO operation based on FIFO flags. In this mode the FIFO acts as an elastic buffer.</li> <li>• <b>10GBASE-R:</b> In this mode, data passes through the FIFO after block lock is achieved. OS (Ordered Sets) are deleted and Idles are inserted to compensate for the clock difference between the RX PMA clock and the fabric clock of +/- 100 ppm for a maximum packet length of 64000 bytes.</li> </ul> <p><i>Note:</i> The fifo status flags are for Interlaken and Basic mode only. They should be ignored in all other cases.</p>
<b>RX FIFO partially full threshold</b>	<b>0-63</b>	Specifies the partially full threshold for the PCS RX Core FIFO. The default value is 5.
<b>RX FIFO partially empty threshold</b>	<b>0-63</b>	Specifies the partially empty threshold for the PCS RX Core FIFO. The default value is 2.

*continued...*



Parameter	Range	Description
Enable RX FIFO alignment word deletion (Interlaken)	On / Off	When you turn on this option, all alignment words (sync words), including the first sync word, are removed after frame synchronization is achieved. If you enable this option, you must also enable control word deletion.
Enable RX FIFO control word deletion (Interlaken)	On / Off	When you turn on this option, Interlaken control word removal is enabled. When the Enhanced PCS RX Core FIFO is configured in <b>Interlaken</b> mode, enabling this option, removes all control words after frame synchronization is achieved. Enabling this option requires that you also enable alignment word deletion.
Enable rx_data_valid port	On / Off	Enables the <b>rx_data_valid port</b> . When asserted, this signal indicates when there is valid data on the RX parallel databus.
Enable rx_fifo_full port	On / Off	Enables the <b>rx_fifo_full port</b> . This signal is required when the RX Core FIFO is operating in Interlaken or Basic mode and indicates when the RX Core FIFO is full. This is an asynchronous signal.
Enable rx_fifo_empty port	On / Off	Enables the <b>rx_fifo_empty port</b> . This signal indicates when the RX Core FIFO is empty. This signal is synchronous to rx_coreclkln.
Enable rx_fifo_pfull port	On / Off	Enables the <b>rx_fifo_pfull port</b> . This signal indicates when the RX Core FIFO has reached the specified partially full threshold. This is an asynchronous signal.
Enable rx_fifo_pempty port	On / Off	Enables the <b>rx_fifo_pempty port</b> . This signal indicates when the RX Core FIFO has reached the specified partially empty threshold. This signal is synchronous to rx_coreclkln.
Enable rx_fifo_del port (10GBASE-R)	On / Off	Enables the optional <b>rx_fifo_del status output port</b> . This signal indicates when a word has been deleted from the RX Core FIFO. This signal is only used for 10GBASE-R transceiver configuration rule. This is an asynchronous signal.
Enable rx_fifo_insert port (10GBASE-R)	On / Off	Enables the <b>rx_fifo_insert port</b> . This signal indicates when a word has been inserted into the Core FIFO. This signal is only used for 10GBASE-R transceiver configuration rule. This signal is synchronous to rx_coreclkln.
Enable rx_fifo_rd_en port	On / Off	Enables the <b>rx_fifo_rd_en input port</b> . This signal is enabled to read a word from the RX Core FIFO. This signal is synchronous to rx_coreclkln and is required when the RX Core FIFO is operating in Interlaken or Basic mode.
Enable rx_fifo_align_clr port (Interlaken)	On / Off	Enables the <b>rx_fifo_align_clr input port</b> . Only used for Interlaken. This signal is synchronous to rx_clkout.

Table 23. TX Clock Options

Parameter	Range	Description
Selected tx_clkout clock source	PCS clkout PCS clkout x2 pma_div_clkout	Specifies the tx_clkout output port source.
Enable tx_clkout2 port	On/ Off	Enables the tx_clkout2 port.
Selected tx_clkout2 clock source	PCS clkout PCS clkout x2 pma_div_clkout	You must enable tx_clkout2 port in order to make a selection for this parameter. Specifies the tx_clkout2 output port source.

*continued...*



Parameter	Range	Description
<b>TX pma_div_clkout division factor</b>	<b>Disabled</b> <b>1, 2, 33, 40, 66</b>	You must select the pma_div_clkout under selected tx_clkout clock source or tx_clkout2 clock source option in order to enable a selection for this parameter.  Selects the divider that will be used to generate the appropriate pma_div_clkout frequency that will be used for tx_clkout or tx_clkout2 port.  Example: For 10.3125Gbps datarate, if the divider value 66 is selected, the pma_div_clkout resulting frequency will be 156.25MHz.
<b>Selected tx_coreclkin clock network</b>	<b>Dedicated Clock</b> <b>Global Clock</b>	Specifies the clock network used to drive the tx_coreclkin input.  Select "Dedicated Clock" if the tx_coreclkin input port is being driven by either tx/rx_clkout or tx/rx_clkout2 from the transceiver channel.  Select "Global Clock" if the tx_coreclkin input port is being driven by the Fabric clock network. You can also select "Global Clock" if tx_coreclkin is being driven by tx/rx_clkout or tx/rx_clkout2 via the Fabric clock network.
<b>Selected TX PCS bonding clock network</b>	<b>Dedicated Clock</b> <b>Global Clock</b>	Specifies the clock network used for TX PCS bonding in PMA and PCS bonded configurations.  Select "Dedicated Clock" if the TX PCS bonding clock is being driven by tx/rx_clkout from the transceiver channel.  Select "Global Clock" if the TX PCS bonding clock is being driven by the Fabric clock network. You can also select "Global Clock" if tx_coreclkin is being driven by tx/rx_clkout via the Fabric clock network.

Table 24. RX Clock Options

Parameter	Range	Description
<b>Selected rx_clkout clock source</b>	<b>PCS clkout</b> <b>PCS clkout x2</b> <b>pma_div_clkout</b>	Specifies the rx_clkout output port source.
<b>Enable rx_clkout2 port</b>	<b>On/ Off</b>	Enables the rx_clkout2 port.
<b>Selected rx_clkout2 clock source</b>	<b>PCS clkout</b> <b>PCS clkout x2</b> <b>pma_div_clkout</b>	You must enable rx_clkout2 port in order to make a selection for this parameter.  Specifies the rx_clkout2 output port source.
<b>RX pma_div_clkout division factor</b>	<b>Disabled</b> <b>1, 2, 33, 40, 66</b>	You must select the pma_div_clkout under selected rx_clkout clock source or selected rx_clkout2 clock source option in order to enable a selection for this parameter.  Selects the divider that will be used to generate the appropriate pma_div_clkout frequency that will be used for rx_clkout port.  Example: For 10.3125Gbps datarate, if the divider value 66 is selected, the pma_div_clkout resulting frequency will be 156.25MHz.
<b>Selected rx_coreclkin clock network</b>	<b>Dedicated Clock</b> <b>Global Clock</b>	Specifies the clock network used to drive the rx_coreclkin input.  Select "Dedicated Clock" if the rx_coreclkin input port is being driven by either tx/rx_clkout or tx/rx_clkout2 from the transceiver channel.  Select "Global Clock" if the rx_coreclkin input port is being driven by the Fabric clock network. You can also select "Global Clock" if rx_coreclkin is being driven by tx/rx_clkout or tx/rx_clkout2 via the Fabric clock network.



**Table 25. Latency Measurements Options**

Parameter	Range	Description
<b>Enable Latency Measurement Ports</b>	<b>On/ Off</b>	Enables latency measurement ports: tx_fifo_latency_pulse, rx_fifo_latency_pulse tx_pcs_fifo_latency_pulse, rx_pcs_fifo_latency_pulse, latency_sclk

**Related Links**

- [How to Enable Low Latency in Basic \(Enhanced PCS\)](#) on page 140
- [Enhanced PCS FIFO Operation](#) on page 127

**2.4.7 Analog PMA Settings Parameters**

In older device families, such as Arria® 10 and Stratix V, you set all the analog PMA settings through the Assignment Editor or the Quartus Settings File (QSF). However, for Stratix 10 transceivers, you can also set it through the Native PHY IP Core. There is also an option to provide sample QSF assignments for the settings chosen through the PHY IP Core, in case there is a need to modify one or two individual settings.

You can specify values for the following types of analog PMA settings parameters:

- TX analog PMA settings:
  - TX PMA analog mode rules
  - Output swing level (VOD)
  - Pre-emphasis first pre-tap polarity
  - Pre-emphasis first pre-tap magnitude
  - Pre-emphasis first post-tap polarity
  - Pre-emphasis first post-tap magnitude
  - Slew rate control
  - On-chip termination
  - High-speed compensation
- RX analog PMA settings:
  - Use default RX PMA analog settings
  - RX adaptation mode
  - CTLE AC Gain
  - CTLE EQ Gain
  - VGA DC Gain
  - RX on-chip termination

**Table 26. TX Analog PMA Settings Options**

Parameter	Value	Description
<b>TX PMA analog mode rules</b>	<b>User Selection</b> (cei_11100_l1r to xfp_9950)	Selects the analog protocol mode to pre-select the TX pin swing settings (VOD, Pre-emphasis, and slew rate). After loading the pre-selected values in the GUI, if one or more of the individual TX pin swing settings
<i>continued...</i>		



Parameter	Value	Description
		need to be changed, then select the <b>Provide sample QSF assignments</b> option to modify the settings through the QSF.
<b>Use default TX PMA analog settings</b>	<b>On/Off</b>	Selects whether to use default or custom TX PMA analog settings.
<b>Output Swing Level (VOD)</b>	0 to 31	Selects the transmitter programmable output differential voltage swing.
<b>Pre-Emphasis First Pre-Tap Polarity</b>	<b>negative/positive</b>	Selects the polarity of the first pre-tap for pre-emphasis.
<b>Pre-Emphasis First Pre-Tap Magnitude</b>	0 to 31	Selects the magnitude of the first pre-tap for pre-emphasis.
<b>Pre-Emphasis First Post-Tap Polarity</b>	<b>negative/positive</b>	Selects the polarity of the first post-tap for pre-emphasis.
<b>Pre-Emphasis First Post -Tap Magnitude</b>	0 to 31	Selects the magnitude of the first post-tap for pre-emphasis.
<b>Slew Rate Control</b>	0 to 5	Selects the slew rate of the TX output signal. Valid values span from slowest to the fastest rate.
<b>On-Chip Termination</b>	<b>r_r1/r_r2</b>	Selects the on-chip TX differential termination.
<b>High Speed Compensation</b>	<b>enable/disable</b>	Enables the power-distribution network (PDN) induced inter-symbol interference (ISI) compensation in the TX driver. When enabled, it reduces the PDN- induced ISI jitter, but increases the power consumption.

Table 27. RX Analog PMA Settings Options

Parameter	Value	Description
<b>RX PMA analog mode rules</b>	<i>User selection</i>	Select the analog protocol mode to pre-select the RX parameter values.
<b>Use default RX PMA analog settings</b>	<b>On/Off</b>	Selects whether to use default or custom RX PMA analog settings.
<b>Use default RX PMA analog settings</b>	<b>On/Off</b>	Selects whether to use default or custom RX PMA analog settings.
<b>RX adaptation mode</b>	<b>Manual, ctle_only , ctle_dfe , ctle_dfe_tap1 ,</b>	Select manual CTLE if you intend to tune the analog front end of all the transceiver channels by sweeping combinations of the TX and RX EQ parameters together. Select one of the adaptive EQ modes based on your system loss characteristics if you intend to use the Adaptation engine in the RX PMA.
<b>VGA Half BW Enable</b>	<b>1</b>	Deprecated. Will be removed in a future release of the Quartus Prime Pro Edition software.
<b>RX On-chip Termination</b>	<b>r_r1 / r_r2 /r_r3 / r_r4 / r_r5 / r_r6 / r_unused</b>	Specifies the on-chip termination value for the receiver.
<b>CTLE AC Gain</b>	0 to 15	
<b>CTLE EQ Gain</b>	0 to 63	
<b>VGA DC Gain</b>	0 to 31	



**Table 28. Sample QSF Assignment Option**

Parameter	Value	Description
Provide sample QSF assignments	On/Off	Selects the option to provide QSF assignments to the above configuration, in case one or more individual values need to change.

### 2.4.8 Enhanced PCS Parameters

This section defines parameters available in the Native PHY IP core GUI to customize the individual blocks in the Enhanced PCS.

The following tables describe the available parameters. Based on the selection of the **Transceiver Configuration Rule**, if the specified settings violate the protocol standard, the **Native PHY IP core Parameter Editor** prints error or warning messages.

*Note:* For detailed descriptions about the optional ports that you can enable or disable, refer to the *Enhanced PCS Ports* section.

**Table 29. Enhanced PCS Parameters**

Parameter	Range	Description
Enhanced PCS / PMA interface width	32, 40, 64	Specifies the interface width between the Enhanced PCS and the PMA.
FPGA fabric / Enhanced PCS interface width	32, 40, 50, 64, 66, 67 <sup>10</sup>	Specifies the interface width between the Enhanced PCS and the FPGA fabric. The 66-bit FPGA fabric to PCS interface width uses 64-bits from the TX and RX parallel data. The block synchronizer determines the block boundary of the 66-bit word, with lower 2 bits from the control bus. The 67-bit FPGA fabric to PCS interface width uses the 64-bits from the TX and RX parallel data. The block synchronizer determines the block boundary of the 67-bit word with lower 3 bits from the control bus.
Enable Enhanced PCS low latency mode	On/Off	Enables the low latency path for the Enhanced PCS. When you turn on this option, the individual functional blocks within the Enhanced PCS are bypassed to provide the lowest latency path from the PMA through the Enhanced PCS. When enabled, this mode is applicable for GX transceiver channels. Intel recommends not enabling it for GXT transceiver channels..

**Table 30. Interlaken Frame Generator Parameters**

Parameter	Range	Description
Enable Interlaken frame generator	On / Off	Enables the frame generator block of the Enhanced PCS.
Frame generator metaframe length	5-8192	Specifies the metaframe length of the frame generator. This metaframe length includes 4 framing control words created by the frame generator.
Enable Frame Generator Burst Control	On / Off	Enables frame generator burst. This determines whether the frame generator reads data from the TX FIFO based on the input of port tx_enh_frame_burst_en.
<i>continued...</i>		

10 The FPGA fabric interface / Enhanced PCS width 50 is not supported in user\_mode.



Parameter	Range	Description
Enable tx_enh_frame port	On / Off	Enables the tx_enh_frame status output port. When the Interlaken frame generator is enabled, this signal indicates the beginning of a new metaframe. This is an asynchronous signal.
Enable tx_enh_frame_diag_status port	On / Off	Enables the tx_enh_frame_diag_status 2-bit input port. When the Interlaken frame generator is enabled, the value of this signal contains the status message from the framing layer diagnostic word. This signal is synchronous to tx_clkout.
Enable tx_enh_frame_burst_en port	On / Off	Enables the tx_enh_frame_burst_en input port. When burst control is enabled for the Interlaken frame generator, this signal is asserted to control the frame generator data reads from the TX FIFO. This signal is synchronous to tx_clkout.

Table 31. Interlaken Frame Synchronizer Parameters

Parameter	Range	Description
Enable Interlaken frame synchronizer	On / Off	When you turn on this option, the Enhanced PCS frame synchronizer is enabled.
Frame synchronizer metaframe length	5-8192	Specifies the metaframe length of the frame synchronizer.
Enable rx_enh_frame port	On / Off	Enables the rx_enh_frame status output port. When the Interlaken frame synchronizer is enabled, this signal indicates the beginning of a new metaframe. This is an asynchronous signal.
Enable rx_enh_frame_lock port	On / Off	Enables the rx_enh_frame_lock output port. When the Interlaken frame synchronizer is enabled, this signal is asserted to indicate that the frame synchronizer has achieved metaframe delineation. This is an asynchronous output signal.
Enable rx_enh_frame_diag_status port	On / Off	Enables the rx_enh_frame_diag_status output port. When the Interlaken frame synchronizer is enabled, this signal contains the value of the framing layer diagnostic word (bits [33:32]). This is a 2 bit per lane output signal. It is latched when a valid diagnostic word is received. This is an asynchronous signal.

Table 32. Interlaken CRC32 Generator and Checker Parameters

Parameter	Range	Description
Enable Interlaken TX CRC-32 Generator	On / Off	When you turn on this option, the TX Enhanced PCS datapath enables the CRC32 generator function. CRC32 can be used as a diagnostic tool. The CRC contains the entire metaframe including the diagnostic word.
Enable Interlaken TX CRC-32 generator error insertion	On / Off	When you turn on this option, the error insertion of the interlaken CRC-32 generator is enabled. Error insertion is cycle-accurate. When this feature is enabled, the assertion of tx_control[8] or tx_err_ins signal causes the CRC calculation during that word is incorrectly inverted, and thus, the CRC created for that metaframe is incorrect.
Enable Interlaken RX CRC-32 checker	On / Off	Enables the CRC-32 checker function.
Enable rx_enh_crc32_err port	On / Off	When you turn on this option, the Enhanced PCS enables the rx_enh_crc32_err port. This signal is asserted to indicate that the CRC checker has found an error in the current metaframe. This is an asynchronous signal.



**Table 33. 10GBASE-R BER Checker Parameters**

Parameter	Range	Description
Enable <b>rx_enh_highber port (10GBASE-R)</b>	On / Off	Enables the <b>rx_enh_highber port</b> . For 10GBASE-R transceiver configuration rule, this signal is asserted to indicate a bit error rate higher than $10^{-4}$ . Per the 10GBASE-R specification, this occurs when there are at least 16 errors within 125 $\mu$ s. This is an asynchronous signal.
Enable <b>rx_enh_highber_clr_cnt port (10GBASE-R)</b>	On / Off	Enables the <b>rx_enh_highber_clr_cnt input port</b> . For the 10GBASE-R transceiver configuration rule, this signal is asserted to clear the internal counter. This counter indicates the number of times the BER state machine has entered the "BER_BAD_SH" state. This is an asynchronous signal.
Enable <b>rx_enh_clr_errblk_count port (10GBASE-R&amp;FEC)</b>	On / Off	Enables the <b>rx_enh_clr_errblk_count input port</b> . For the 10GBASE-R transceiver configuration rule, this signal is asserted to clear the internal counter. This counter indicates the number of the times the RX state machine has entered the RX_E state. For protocols with FEC block enabled, this signal is asserted to reset the status counters within the RX FEC block. This is an asynchronous signal.

**Table 34. 64b/66b Encoder and Decoder Parameters**

Parameter	Range	Description
Enable TX <b>64b/66b encoder (10GBASE-R)</b>	On / Off	When you turn on this option, the Enhanced PCS enables the TX 64b/66b encoder.
Enable RX <b>64b/66b decoder (10GBASE-R)</b>	On / Off	When you turn on this option, the Enhanced PCS enables the RX 64b/66b decoder.
Enable TX <b>sync header error insertion</b>	On / Off	When you turn on this option, the Enhanced PCS supports cycle-accurate error creation to assist in exercising error condition testing on the receiver. When error insertion is enabled and the error flag is set, the encoding sync header for the current word is generated incorrectly. If the correct sync header is 2'b01 (control type), 2'b00 is encoded. If the correct sync header is 2'b10 (data type), 2'b11 is encoded.

**Table 35. Scrambler and Descrambler Parameters**

Parameter	Range	Description
Enable TX <b>scrambler (10GBASE-R/ Interlaken)</b>	On / Off	Enables the scrambler function. This option is available for the Basic (Enhanced PCS) mode, Interlaken, and 10GBASE-R protocols. You can enable the scrambler in Basic (Enhanced PCS) mode when the block synchronizer is enabled and with 66:32, 66:40, or 66:64 gear box ratios.
<b>TX scrambler seed (10GBASE-R/ Interlaken)</b>	User-specified 58-bit value	You must provide a non-zero seed for the Interlaken protocol. For a multi-lane Interlaken Transceiver Native PHY IP, the first lane scrambler has this seed. For other lanes' scrambler, this seed is increased by 1 per each lane. The initial seed for 10GBASE-R is 0x03FFFFFFFFFFFFFF. This parameter is required for the 10GBASE-R and Interlaken protocols.
Enable RX <b>descrambler (10GBASE-R/ Interlaken)</b>	On / Off	Enables the descrambler function. This option is available for Basic (Enhanced PCS) mode, Interlaken, and 10GBASE-R protocols. You can enable the descrambler in Basic (Enhanced PCS) mode with the block synchronizer enabled and with 66:32, 66:40, or 66:64 gear box ratios.





Table 36. Interlaken Disparity Generator and Checker Parameters


Parameter	Range	Description
Enable Interlaken TX disparity generator	On / Off	When you turn on this option, the Enhanced PCS enables the disparity generator. This option is available for the Interlaken protocol.
Enable Interlaken RX disparity checker	On / Off	When you turn on this option, the Enhanced PCS enables the disparity checker. This option is available for the Interlaken protocol.
Enable Interlaken TX random disparity bit	On / Off	Enables the Interlaken random disparity bit. When enabled, a random number is used as disparity bit which saves one cycle of latency.

Table 37. Block Synchronizer Parameters

Parameter	Range	Description
Enable RX block synchronizer	On / Off	When you turn on this option, the Enhanced PCS enables the RX block synchronizer. This options is available for the Basic (Enhanced PCS) mode, Interlaken, and 10GBASE-R protocols.
Enable rx_enh_blk_lock port	On / Off	Enables the rx_enh_blk_lock port. When you enable the block synchronizer, this signal is asserted to indicate that the block delineation has been achieved.

Table 38. Gearbox Parameters

Parameter	Range	Description
Enable TX data bitslip	On / Off	When you turn on this option, the TX gearbox operates in bitslip mode. The tx_enh_bitslip port controls number of bits which TX parallel data slips before going to the PMA.
Enable TX data polarity inversion	On / Off	When you turn on this option, the polarity of TX data is inverted. This allows you to correct incorrect placement and routing on the PCB.
Enable RX data bitslip	On / Off	When you turn on this option, the Enhanced PCS RX block synchronizer operates in bitslip mode. When enabled, the rx_bitslip port is asserted on the rising edge to ensure that RX parallel data from the PMA slips by one bit before passing to the PCS.
Enable RX data polarity inversion	On / Off	When you turn on this option, the polarity of the RX data is inverted. This allows you to correct incorrect placement and routing on the PCB.
Enable tx_enh_bitslip port	On / Off	Enables the tx_enh_bitslip port. When TX bit slip is enabled, this signal controls the number of bits which TX parallel data slips before going to the PMA.
Enable rx_bitslip port	On / Off	Enables the rx_bitslip port. When RX bit slip is enabled, the rx_bitslip signal is asserted on the rising edge to ensure that RX parallel data from the PMA slips by one bit before passing to the PCS. This port is shared between Standard PCS and Enhanced PCS.



**Table 39. KR-FEC Parameters**

Parameter	Range	Description
<b>Enable RX KR-FEC error marking</b>	<b>On/Off</b>	When you turn on this option, the decoder asserts both sync bits (2'b11) when it detects an uncorrectable error. This feature increases the latency through the KR-FEC decoder.
<b>Error marking type</b>	<b>10G, 40G</b>	Specifies the error marking type (10G or 40G).
<b>Enable KR-FEC TX error insertion</b>	<b>On/Off</b>	Enables the error insertion feature of the KR-FEC encoder. This feature allows you to insert errors by corrupting data starting a bit 0 of the current word.
<b>KR-FEC TX error insertion spacing</b>	<b>User Input</b> (1 bit to 15 bit)	Specifies the spacing of the KR-FEC TX error insertion.
<b>Enable tx_enh_frame port</b>	<b>On/Off</b>	Enables the <b>tx_enh_frame port</b> .
<b>Enable rx_enh_frame port</b>	<b>On/Off</b>	Enables the <b>rx_enh_frame port</b> .
<b>Enable rx_enh_frame_diag_status port</b>	<b>On/Off</b>	Enables the <b>rx_enh_frame_diag_status port</b> .

**Related Links**

[Enhanced PCS Ports](#) on page 93

**2.4.9 Standard PCS Parameters**

This section provides descriptions of the parameters that you can specify to customize the Standard PCS.

For specific information about configuring the Standard PCS for these protocols, refer to the sections of this user guide that describe support for these protocols.

**Table 40. Standard PCS Parameters**

*Note:* For detailed descriptions of the optional ports that you can enable or disable, refer to the *Standard PCS Ports* section.

Parameter	Range	Description
<b>Standard PCS/PMA interface width</b>	<b>8, 10, 16, 20</b>	Specifies the data interface width between the Standard PCS and the transceiver PMA.
<b>FPGA fabric/Standard TX PCS interface width</b>	<b>8, 10, 16, 20, 32, 40</b>	Shows the FPGA fabric to TX PCS interface width. This value is automatically determined by the current configuration of individual blocks within the Standard TX PCS datapath.
<b>FPGA fabric/Standard RX PCS interface width</b>	<b>8, 10, 16, 20, 32, 40</b>	Shows the FPGA fabric to RX PCS interface width. This value is automatically determined by the current configuration of individual blocks within the Standard RX PCS datapath.
<b>Enable Standard PCS low latency mode</b>	<b>On / Off</b>	Enables the low latency path for the Standard PCS. Some of the functional blocks within the Standard PCS are bypassed to provide the lowest latency. You cannot turn on this parameter while using the <b>Basic/Custom w/Rate Match (Standard PCS)</b> specified for <b>Transceiver configuration rules</b> .



Table 41. Byte Serializer and Deserializer Parameters


Parameter	Range	Description
Enable TX byte serializer	Disabled Serialize x2 Serialize x4	Specifies the TX byte serializer mode for the Standard PCS. The transceiver architecture allows the Standard PCS to operate at double or quadruple the data width of the PMA serializer. The byte serializer allows the PCS to run at a lower internal clock frequency to accommodate a wider range of FPGA interface widths. <b>Serialize x4</b> is only applicable for PCIe protocol implementation.
Enable RX byte deserializer	Disabled Deserialize x2 Deserialize x4	Specifies the mode for the RX byte deserializer in the Standard PCS. The transceiver architecture allows the Standard PCS to operate at double or quadruple the data width of the PMA deserializer. The byte deserializer allows the PCS to run at a lower internal clock frequency to accommodate a wider range of FPGA interface widths. <b>Deserialize x4</b> is only applicable for PCIe protocol implementation.

Table 42. 8B/10B Encoder and Decoder Parameters

Parameter	Range	Description
Enable TX 8B/10B encoder	On / Off	When you turn on this option, the Standard PCS enables the TX 8B/10B encoder.
Enable TX 8B/10B disparity control	On / Off	When you turn on this option, the Standard PCS includes disparity control for the 8B/10B encoder. You can force the disparity of the 8B/10B encoder using the <code>tx_forcedisp</code> control signal.
Enable RX 8B/10B decoder	On / Off	When you turn on this option, the Standard PCS includes the 8B/10B decoder.

Table 43. Rate Match FIFO Parameters

Parameter	Range	Description
RX rate match FIFO mode	Disabled Basic 10-bit PMA width Basic 20-bit PMA width GbE PIPE PIPE 0 ppm	Specifies the operation of the RX rate match FIFO in the Standard PCS. Rate Match FIFO in Basic (Single Width) Mode Rate Match FIFO Basic (Double Width) Mode Rate Match FIFO for GbE Transceiver Channel Datapath for PIPE
RX rate match insert/delete -ve pattern (hex)	User-specified 20 bit pattern	Specifies the -ve (negative) disparity value for the RX rate match FIFO as a hexadecimal string.
RX rate match insert/delete +ve pattern (hex)	User-specified 20 bit pattern	Specifies the +ve (positive) disparity value for the RX rate match FIFO as a hexadecimal string.
Enable rx_std_rmfifo_full port	On / Off	Enables the optional <code>rx_std_rmfifo_full</code> port.
Enable rx_std_rmfifo_empty port	On / Off	Enables the <code>rx_std_rmfifo_empty</code> port.
PCI Express Gen3 rate match FIFO mode	Bypass 0 ppm 600 ppm	Specifies the PPM tolerance for the PCI Express Gen3 rate match FIFO.



**Table 44. Word Aligner and Bitflip Parameters**

Parameter	Range	Description
<b>Enable TX bitflip</b>	<b>On / Off</b>	When you turn on this option, the PCS includes the bitflip function. The outgoing TX data can be slipped by the number of bits specified by the tx_std_bitflipboundaryssel control signal.
<b>Enable tx_std_bitflipboundaryssel port</b>	<b>On / Off</b>	Enables the tx_std_bitflipboundaryssel control signal.
<b>RX word aligner mode</b>	<b>bitflip manual (FPGA Fabric controlled) synchronous state machine deterministic latency</b>	Specifies the RX word aligner mode for the Standard PCS. The word aligned width depends on the PCS and PMA width, and whether or not 8B/10B is enabled. Refer to "Word Aligner" for more information.
<b>RX word aligner pattern length</b>	<b>7, 8, 10, 16, 20, 32, 40</b>	Specifies the length of the pattern the word aligner uses for alignment. Refer to "RX Word Aligner Pattern Length" table in "Word Aligner". It shows the possible values of "Rx Word Aligner Pattern Length" in all available word aligner modes.
<b>RX word aligner pattern (hex)</b>	User-specified	Specifies the word alignment pattern up to 16 characters in hex.
<b>Number of word alignment patterns to achieve sync</b>	<b>0-255</b>	Specifies the number of valid word alignment patterns that must be received before the word aligner achieves synchronization lock. The default is 3.
<b>Number of invalid words to lose sync</b>	<b>0-63</b>	Specifies the number of invalid data codes or disparity errors that must be received before the word aligner loses synchronization. The default is 3.
<b>Number of valid data words to decrement error count</b>	<b>0-255</b>	Specifies the number of valid data codes that must be received to decrement the error counter. If the word aligner receives enough valid data codes to decrement the error count to 0, the word aligner returns to synchronization lock.
<b>Enable fast sync status reporting for deterministic Latency SM</b>	<b>On / Off</b>	When enabled, the rx_syncstatus asserts high immediately after the deserializer has completed slipping the bits to achieve word alignment. When it is not selected, rx_syncstatus will assert after the cycle slip operation is complete and the word alignment pattern is detected by the PCS (i.e. rx_patterndetect is asserted). This parameter is only applicable when the selected protocol is CPRI (Auto).
<b>Enable rx_std_wa_patternalign port</b>	<b>On / Off</b>	Enables the rx_std_wa_patternalign port. When the word aligner is configured in manual mode and when this signal is enabled, the word aligner aligns to next incoming word alignment pattern.
<b>Enable rx_std_wa_a1a2size port</b>	<b>On / Off</b>	Enables the optional rx_std_wa_a1a2size control input port.
<b>Enable rx_std_bitflipboundaryssel port</b>	<b>On / Off</b>	Enables the optional rx_std_bitflipboundaryssel status output port.
<b>Enable rx_bitflip port</b>	<b>On / Off</b>	Enables the rx_bitflip port. This port is shared between the Standard PCS and Enhanced PCS.




Table 45. Bit Reversal and Polarity Inversion

Parameter	Range	Description
<b>Enable TX bit reversal</b>	<b>On / Off</b>	When you turn on this option, the 8B/10B Encoder reverses TX parallel data before transmitting it to the PMA for serialization. The transmitted TX data bit order is reversed. The normal order is LSB to MSB. The reverse order is MSB to LSB.
<b>Enable TX byte reversal</b>	<b>On / Off</b>	When you turn on this option, the 8B/10B Encoder reverses the byte order before transmitting data. This function allows you to reverse the order of bytes that were erroneously swapped. The PCS can swap the ordering of either one of the 8- or 10-bit words, when the PCS/PMA interface width is 16 or 20 bits. This option is not valid under certain <b>Transceiver configuration rules</b> .
<b>Enable TX polarity inversion</b>	<b>On / Off</b>	When you turn on this option, the <code>tx_std_polinv</code> port controls polarity inversion of TX parallel data to the PMA. When you turn on this parameter, you also need to turn on the <b>Enable tx_polinv port</b> .
<b>Enable tx_polinv port</b>	<b>On / Off</b>	When you turn on this option, the <code>tx_polinv</code> input control port is enabled. You can use this control port to swap the positive and negative signals of a serial differential link, if they were erroneously swapped during board layout.
<b>Enable RX bit reversal</b>	<b>On / Off</b>	When you turn on this option, the word aligner reverses RX parallel data. The received RX data bit order is reversed. The normal order is LSB to MSB. The reverse order is MSB to LSB. When you enable <b>Enable RX bit reversal</b> , you must also enable <b>Enable rx_std_bitrev_ena port</b> .
<b>Enable rx_std_bitrev_ena port</b>	<b>On / Off</b>	When you turn on this option and assert the <code>rx_std_bitrev_ena</code> control port, the RX data order is reversed. The normal order is LSB to MSB. The reverse order is MSB to LSB.
<b>Enable RX byte reversal</b>	<b>On / Off</b>	When you turn on this option, the word aligner reverses the byte order, before storing the data in the RX FIFO. This function allows you to reverse the order of bytes that are erroneously swapped. The PCS can swap the ordering of either one of the 8- or 10-bit words, when the PCS / PMA interface width is 16 or 20 bits. This option is not valid under certain <b>Transceiver configuration rules</b> . When you enable <b>Enable RX byte reversal</b> , you must also select the <b>Enable rx_std_byterevev_ena port</b> .
<b>Enable rx_std_byterevev_ena port</b>	<b>On / Off</b>	When you turn on this option and assert the <code>rx_std_byterevev_ena</code> input control port, the order of the individual 8- or 10-bit words received from the PMA is swapped.
<b>Enable RX polarity inversion</b>	<b>On / Off</b>	When you turn on this option, the <code>rx_std_polinv</code> port inverts the polarity of RX parallel data. When you turn on this parameter, you also need to enable <b>Enable rx_polinv port</b> .
<b>Enable rx_polinv port</b>	<b>On / Off</b>	When you turn on this option, the <code>rx_polinv</code> input is enabled. You can use this control port to swap the positive and negative signals of a serial differential link if they were erroneously swapped during board layout.
<b>Enable rx_std_signaldetect port</b>	<b>On / Off</b>	When you turn on this option, the optional <code>rx_std_signaldetect</code> output port is enabled. This signal is required for the PCI Express protocol. If enabled, the signal threshold detection circuitry senses whether the signal level present at the RX input buffer is above the signal detect threshold voltage that you specified.



**Table 46. PCIe Ports**

Parameter	Range	Description
<b>Enable PCIe dynamic datarate switch ports</b>	<b>On / Off</b>	When you turn on this option, the <code>pipe_rate</code> , <code>pipe_sw</code> , and <code>pipe_sw_done</code> ports are enabled. You should connect these ports to the PLL IP core instance in multi-lane PCIe Gen2 and Gen3 configurations. The <code>pipe_sw</code> and <code>pipe_sw_done</code> ports are only available for multi-lane bonded configurations.
<b>Enable PCIe electrical idle control and status ports</b>	<b>On / Off</b>	When you turn on this option, the <code>pipe_rx_eidleinfernse1</code> and <code>pipe_rx_elecidle</code> ports are enabled. These ports are used for PCI Express configurations.
<b>Enable PCIe <code>pipe_hclk_in</code> and <code>pipe_hclk_out</code> ports</b>	<b>On / Off</b>	When you turn on this option, the <code>pipe_hclk_in</code> , and <code>pipe_hclk_out</code> ports are enabled. These ports must be connected to the PLL IP core instance for the PCI Express configurations.

**Related Links**

- [Standard PCS Ports](#) on page 100
- [Standard PCS Architecture](#) on page 320

**2.4.10 PCS Direct Datapath Parameters**

**Table 47. PCS Direct Datapath Parameters**

Parameter	Range	Description
<b>PCS Direct interface width</b>	<b>8, 10, 16, 20, 32, 40, 64</b>	Specifies the data interface width between the FPGA Fabric width and the transceiver PMA.

**2.4.11 Dynamic Reconfiguration Parameters**

Dynamic reconfiguration allows you to change the behavior of the transceiver channels and PLLs without powering down the device.

Each transceiver channel and PLL includes an Avalon-MM slave interface for reconfiguration. This interface provides direct access to the programmable address space of each channel and PLL. Because each channel and PLL includes a dedicated Avalon-MM slave interface, you can dynamically modify channels either concurrently or sequentially. If your system does not require concurrent reconfiguration, you can parameterize the Transceiver Native PHY IP to share a single reconfiguration interface.

You can use dynamic reconfiguration to change many functions and features of the transceiver channels and PLLs. For example, you can change the reference clock input to the TX PLL. You can also change between the Standard and Enhanced datapaths.

**Table 48. Dynamic Reconfiguration**

Parameter	Value	Description
<b>Enable dynamic reconfiguration</b>	<b>On/Off</b>	When you turn on this option, the dynamic reconfiguration interface is enabled.
<b>Enable Altera Debug Master Endpoint</b>	<b>On/Off</b>	When you turn on this option, the Transceiver Native PHY IP includes an embedded Altera Debug Master Endpoint (ADME) that connects internally to the Avalon-MM slave interface for dynamic reconfiguration. The ADME can access the reconfiguration space of the transceiver. It can perform certain test and debug functions
<i>continued...</i>		




Parameter	Value	Description
		via JTAG using the System Console. This option requires you to enable the <b>Share reconfiguration interface</b> option for configurations using more than one channel.
<b>Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE</b>	<b>On/Off</b>	When enabled, the <code>reconfig_waitrequest</code> will not indicate the status of AVMM arbitration with PreSICE. The AVMM arbitration status will be reflected in a soft status register bit. This feature requires that the "Enable control and status registers" feature under "Optional Reconfiguration Logic" be enabled.
<b>Share reconfiguration interface</b>	<b>On/Off</b>	When you turn on this option, the Transceiver Native PHY IP presents a single Avalon-MM slave interface for dynamic reconfiguration for all channels. In this configuration, the upper $[n-1:10]$ address bits of the reconfiguration address bus specify the channel. The channel numbers are binary encoded. Address bits $[9:0]$ provide the register offset address within the reconfiguration space for a channel.
<b>Enable rcfg_tx_digitalreset_release_ctrl port</b>	<b>On/Off</b>	Enables the <code>rcfg_tx_digitalreset_release_ctrl</code> port that dynamically controls the TX PCS reset release sequence. This port usage is mandatory when reconfiguring to or from Enhanced PCS Configurations with TX PCS Gearbox ratios of either 32:67, 40:67, and 64:67.

Table 49. Optional Reconfiguration Logic

Parameter	Value	Description
<b>Enable capability registers</b>	<b>On/Off</b>	Enables capability registers that provide high level information about the configuration of the transceiver channel.
<b>Set user-defined IP identifier</b>	<b>User-defined</b>	Sets a user-defined numeric identifier that can be read from the <code>user_identifier</code> offset when the capability registers are enabled.
<b>Enable control and status registers</b>	<b>On/Off</b>	Enables soft registers to read status signals and write control signals on the PHY interface through the embedded debug.
<b>Enable PRBS (Pseudo Random Binary Sequence) soft accumulators</b>	<b>On/Off</b>	Enables soft logic for performing PRBS bit and error accumulation when the hard PRBS generator and checker are used.

Table 50. Configuration Files

Parameter	Value	Description
<b>Configuration file prefix</b>	<code>&lt;prefix&gt;</code>	Here, the file prefix to use for generated configuration files is specified. Each variant of the Transceiver Native PHY IP should use a unique prefix for configuration files.
<b>Generate SystemVerilog package file</b>	<b>On/Off</b>	When you turn on this option, the Transceiver Native PHY IP generates a SystemVerilog package file, <b>reconfig_parameters.sv</b> . This file contains parameters defined with the attribute values required for reconfiguration.
<b>Generate C header file</b>	<b>On/Off</b>	When you turn on this option, the Transceiver Native PHY IP generates a C header file, <b>reconfig_parameters.h</b> . This file contains macros defined with the attribute values required for reconfiguration.
<b>Generate MIF (Memory Initialization File)</b>	<b>On/Off</b>	When you turn on this option, the Transceiver Native PHY IP generates a MIF, <b>reconfig_parameters.mif</b> . This file contains the attribute values required for reconfiguration in a data format.



**Table 51. Configuration Profiles**

Parameter	Value	Description
Enable multiple reconfiguration profiles	<b>On/Off</b>	When enabled, you can use the GUI to store multiple configurations. This information is used by Quartus to include the necessary timing arcs for all configurations during timing driven compilation. The Native PHY generates reconfiguration files for all of the stored profiles. The Native PHY also checks your multiple reconfiguration profiles for consistency to ensure you can reconfigure between them. Among other things this checks that you have exposed the same ports for each configuration. <sup>11</sup>
Enable embedded reconfiguration streamer	<b>On/Off</b>	Enables the embedded reconfiguration streamer, which automates the dynamic reconfiguration process between multiple predefined configuration profiles. This is optional and increases logic utilization. The PHY includes all of the logic and data necessary to dynamically reconfigure between pre-configured profiles.
Generate reduced reconfiguration files	<b>On/Off</b>	When enabled, The Native PHY generates reconfiguration report files containing only the attributes or RAM data that are different between the multiple configured profiles. The reconfiguration time decreases with the use of reduced .mif files.
Number of reconfiguration profiles	1-8	Specifies the number of reconfiguration profiles to support when multiple reconfiguration profiles are enabled.
Selected reconfiguration profile	0-7	Selects which reconfiguration profile to store/load/clear/refresh, when clicking the relevant button for the selected profile.
Store configuration to selected profile	-	Clicking this button saves or stores the current Native PHY parameter settings to the profile specified by the <b>Selected reconfiguration profile</b> parameter.
Load configuration from selected profile	-	Clicking this button loads the current Native PHY with parameter settings from the stored profile specified by the <b>Selected reconfiguration profile</b> parameter.
Clear selected profile	-	Clicking this button clears or erases the stored Native PHY parameter settings for the profile specified by the <b>Selected reconfiguration profile</b> parameter. An empty profile will default to the current parameter settings of the Native PHY.
Clear all profiles	-	Clicking this button clears the Native PHY parameter settings for all the profiles.
Refresh selected profile	-	Clicking this button is equivalent to clicking the <b>Load configuration from selected profile</b> and <b>Store configuration to selected profile</b> buttons in sequence. This operation loads the Native PHY parameter settings from stored profile specified by the <b>Selected reconfiguration profile</b> parameter and subsequently stores or saves the parameters back to the profile.

**Related Links**

[Reconfiguration Interface and Dynamic Reconfiguration](#) on page 341

This chapter explains the purpose and the use of the Stratix 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.

---

11 For more information on timing closure, refer to the *Reconfiguration Interface and Dynamic Reconfiguration* chapter.





### 2.4.12 Generation Options Parameters


Table 52. Generation Options

Parameter	Value	Description
Generate parameter documentation file	On/Off	When you turn on this option, generation produces a Comma-Separated Value (.csv ) file with descriptions of the Transceiver Native PHY IP parameters.

### 2.4.13 Transceiver PHY PCS-to-Core Interface Reference Port Mapping

This section list the following tables for the PCS-to-Core port interface mappings of all the supported configurations for the Enhanced PCS, Standard PCS, PCIe Gen1-Gen3 PCS, and PCS-Direct configurations when Simplified Data Interface is disabled or unavailable. Refer to these tables when mapping certain port functions to tx\_parallel\_data and rx\_parallel\_data. The Stratix 10 H-Tile Transceiver PHY PCS-to-Core interface has a maximum 80-bit width parallel data bus per channel which includes data, control, word marker, PIPE, and PMA and PCS status ports depending on the PCS/datapath enabled and transceiver configurations.

Figure 30. PCS-Core Port Interface



Note:  
 1. The number of ports reflected may be greater than shown. Refer to the port description table for enhanced PCS, standard PCS, PCS direct, and PCI Express PIPE interface.

#### Related Links

- [PMA Parameters](#) on page 45




You can specify values for the following types of PMA parameters:

- [Standard PCS Ports](#) on page 100
- [PCS-Core Interface Ports](#) on page 86  
This section defines the PCS-Core interface ports common to the Enhanced PCS, Standard PCS, PCIe Gen3 PCS, and PCS Direct configurations.

### 2.4.13.1 PCS-Core Interface Ports: Enhanced PCS

Figure 31. PCS-Core Interface Port: Enhanced PCS



**Note:** In the following table, the `tx_parallel_data` and `rx_parallel_data` mappings shown are for a single channel. To determine the mappings for multi-channel designs, the user must scale the single channel mappings with the appropriate channel multipliers. For example, `data[31:0]` maps to `tx_parallel_data[31:0]` and `rx_parallel_data[31:0]` for single channel designs. For multi-channel designs, `data[31:0]` for every channel would map to `tx_parallel_data[<n-1>80+31:<n-1>80]` and `rx_parallel_data[<n-1>80+31:<n-1>80]`, where `<n>` is the channel number.



**Table 53. Simplified Data Interface=Disabled, Double-Rate Transfer=Disabled**

<b>TX Port Function</b>	<b>TX Port</b>	<b>RX Port Function</b>	<b>RX Port</b>
<b>Configuration-1, PMA Width-32, FPGA Fabric width-32</b>			
data[31:0]	tx_parallel_data[31:0]	data[31:0]	rx_parallel_data[31:0]
tx_fifo_wr_en	tx_parallel_data[79]	rx_prbs_err	rx_parallel_data[35]
		rx_prbs_done	rx_parallel_data[36]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-2, PMA Width-40, FPGA Fabric width-40</b>			
data[39:0]	tx_parallel_data[39:0]	data[39:0]	rx_parallel_data[39:0]
tx_fifo_wr_en	tx_parallel_data[79]	rx_data_valid	rx_parallel_data[79]
<b>Configuration-3, PMA Width-32/40/64, FPGA Fabric width-64/66/67</b>			
data[31:0]	tx_parallel_data[31:0]	data[31:0]	rx_parallel_data[31:0]
data[63:32]	tx_parallel_data[71:40]	data[63:32]	rx_parallel_data[71:40]
tx_control[3:0]	tx_parallel_data[35:32]	rx_control[3:0]	rx_parallel_data[35:32]
tx_control[8:4]	tx_parallel_data[76:72]	rx_control[9:4]	rx_parallel_data[77:72]
tx_enh_data_valid	tx_parallel_data[36]	rx_enh_data_valid	rx_parallel_data[36]
tx_fifo_wr_en	tx_parallel_data[79]	rx_data_valid	rx_parallel_data[79]

**Note:** In the following table, the tx\_parallel\_data and rx\_parallel\_data mappings shown are for a single channel. To determine the mappings for multi-channel designs, the user must scale the single channel mappings with the appropriate channel multipliers. For example, data[31:0] maps to tx\_parallel\_data[31:0] and rx\_parallel\_data[31:0] for single channel designs. For multi-channel designs, data[31:0] for every channel would map to tx\_parallel\_data[<n-1>80+31:<n-1>80] and rx\_parallel\_data[<n-1>80+31:<n-1>80], where <n> is the channel number.

**Table 54. Simplified Data Interface=Disabled, Double-Rate Transfer=Enabled**

<b>TX Port Function</b>	<b>TX Port</b>	<b>RX Port Function</b>	<b>RX Port</b>
<b>Configuration-4, PMA Width-32, FPGA Fabric width-16</b>			
data[15:0]	tx_parallel_data[15:0] (lower word)	data[15:0]	rx_parallel_data[15:0] (lower word)
data[31:16]	tx_parallel_data[15:0] (upper word)	data[31:16]	rx_parallel_data[15:0] (upper word)
tx_word_marking_bit=0	tx_parallel_data[19] (lower word)	rx_word_marking_bit=0	rx_parallel_data[39] (upper word)
tx_word_marking_bit=1	tx_parallel_data[19] (upper word)	rx_word_marking_bit=1	rx_parallel_data[39] (lower word)
tx_fifo_wr_en	tx_parallel_data[79] (lower and upper word)	rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-5, PMA Width-40, FPGA Fabric width-20</b>			
<i>continued...</i>			




TX Port Function	TX Port	RX Port Function	RX Port
data[19:0]	tx_parallel_data[19:0] (lower word)	data[19:0]	rx_parallel_data[19:0] (lower word)
data[39:20]	tx_parallel_data[19:0] (upper word)	data[39:20]	rx_parallel_data[19:0] (upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
tx_fifo_wr_en	tx_parallel_data[79] (lower and upper word)	rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-6, PMA Width-32/40/64, FPGA Fabric width-64/66</b>			
data[31:0]	tx_parallel_data[31:0] (lower word)	data[31:0]	rx_parallel_data[31:0] (lower word)
data[63:32]	tx_parallel_data[31:0] (upper word)	data[63:32]	rx_parallel_data[31:0] (upper word)
tx_control[3:0]	tx_parallel_data[35:32] (lower word)	rx_control[3:0]	rx_parallel_data[35:32] (lower word)
tx_control[8:4]	tx_parallel_data[36:32] (upper word)	rx_control[9:4]	rx_parallel_data[37:32] (upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
tx_enh_data_valid	tx_parallel_data[36] (lower and upper word)	rx_enh_data_valid	rx_parallel_data[36] (lower and upper word)
tx_fifo_wr_en	tx_parallel_data[79] (lower and upper word)	rx_data_valid	rx_parallel_data[79] (lower and upper word)



### 2.4.13.2 PCS-Core Interface Ports: Standard PCS

Figure 32. PCS-Core Interface Ports: Standard PCS



Note:  
1. The number of ports reflected may be greater than shown. Refer to the port description table for enhanced PCS, standard PCS, PCS direct, and PCI Express PIPE interface.

Note: In the following table, the tx\_parallel\_data and rx\_parallel\_data mappings shown are for a single channel. To determine the mappings for multi-channel designs, the user must scale the single channel mappings with the appropriate channel multipliers. For example, data[31:0] maps to tx\_parallel\_data[31:0] and rx\_parallel\_data[31:0] for single channel designs. For multi-channel designs, data[31:0] for every channel would map to tx\_parallel\_data[<n-1>80+31:<n-1>80] and rx\_parallel\_data[<n-1>80+31:<n-1>80], where <n> is the channel number.

Table 55. Simplified Data Interface=Disabled, Double-Rate Transfer=Disabled

TX Port Function	TX Port	RX Port Function	RX Port
<b>Configuration-7, PMA Width-8, 8B10B-NA, Byte Serializer-Disabled</b>			
data[7:0]	tx_parallel_data[7:0]	data[7:0]	rx_parallel_data[7:0]
		rx_std_wa_ala2size	rx_parallel_data[8]
		rx_syncstatus	rx_parallel_data[10]
		rx_patterndetect	rx_parallel_data[12]
<i>continued...</i>			



TX Port Function	TX Port	RX Port Function	RX Port
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-8, PMA Width-8, 8B10B-NA, Byte Serializer-Enabled</b>			
data[7:0]	tx_parallel_data[7:0]	data[7:0]	rx_parallel_data[7:0]
data[15:8]	tx_parallel_data[18:11]	data[15:8]	rx_parallel_data[23:16]
		rx_std_wa_ala2size	rx_parallel_data[8], [24]
		rx_syncstatus	rx_parallel_data[10], [26]
		rx_patterndetect	rx_parallel_data[12], [28]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-9, PMA Width-10, 8B10B-Disabled, Byte Serializer-Disabled</b>			
data[9:0]	tx_parallel_data[9:0]	data[9:0]	rx_parallel_data[9:0]
		rx_syncstatus	rx_parallel_data[10]
		rx_disperr	rx_parallel_data[11]
		rx_patterndetect	rx_parallel_data[12]
		rx_rmfifostatus[0]	rx_parallel_data[13]
		rx_rmfifostatus[1]	rx_parallel_data[14]
		rx_runningdisp	rx_parallel_data[15]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-10, PMA Width-10, 8B10B-Disabled, Byte Serializer-Enabled</b>			
data[9:0]	tx_parallel_data[9:0]	data[9:0]	rx_parallel_data[9:0]
data[19:10]	tx_parallel_data[20:11]	data[25:16]	rx_parallel_data[25:16]
		rx_syncstatus	rx_parallel_data[10], [26]
		rx_disperr	rx_parallel_data[11], [27]
		rx_patterndetect	rx_parallel_data[12], [28]
		rx_rmfifostatus[0]	rx_parallel_data[13], [29]
		rx_rmfifostatus[1]	rx_parallel_data[14], [30]
		rx_runningdisp	rx_parallel_data[15], [31]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-11, PMA Width-10, 8B10B-Enabled, Byte Serializer-Disabled</b>			
data[7:0]	tx_parallel_data[7:0]	data[7:0]	rx_parallel_data[7:0]
tx_dataak	tx_parallel_data[8]	rx_dataak	rx_parallel_data[8]
tx_forcedisp	tx_parallel_data[9]	rx_errdetect	rx_parallel_data[9]
tx_dispval	tx_parallel_data[10]	rx_syncstatus	rx_parallel_data[10]
		rx_disperr	rx_parallel_data[11]
		rx_patterndetect	rx_parallel_data[12]
<i>continued...</i>			



<b>TX Port Function</b>	<b>TX Port</b>	<b>RX Port Function</b>	<b>RX Port</b>
		rx_rmffifostatus[0]	rx_parallel_data[13]
		rx_rmffifostatus[1]	rx_parallel_data[14]
		rx_runningdisp	rx_parallel_data[15]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-12, PMA Width-10, 8B10B-Enabled, Byte Serializer-Enabled</b>			
data[7:0]	tx_parallel_data[7:0]	data[7:0]	rx_parallel_data[7:0]
data[15:8]	tx_parallel_data[18:11]	data[15:8]	rx_parallel_data[23:16]
tx_dataak	tx_parallel_data[8], [19]	rx_dataak	rx_parallel_data[8], [24]
tx_forcedisp	tx_parallel_data[9], [20]	rx_errdetect	rx_parallel_data[9], [25]
tx_dispval	tx_parallel_data[10], [21]	rx_syncstatus	rx_parallel_data[10], [26]
		rx_disperr	rx_parallel_data[11], [27]
		rx_patterndetect	rx_parallel_data[12], [28]
		rx_rmffifostatus[0]	rx_parallel_data[13], [29]
		rx_rmffifostatus[1]	rx_parallel_data[14], [30]
		rx_runningdisp	rx_parallel_data[15], [31]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-13, PMA Width-16, 8B10B-NA, Byte Serializer-Disabled</b>			
data[7:0]	tx_parallel_data[7:0]	data[7:0]	rx_parallel_data[7:0]
data[15:8]	tx_parallel_data[18:11]	data[15:8]	rx_parallel_data[23:16]
		rx_std_wa_ala2size	rx_parallel_data[8], [24]
		rx_syncstatus	rx_parallel_data[10], [26]
		rx_patterndetect	rx_parallel_data[12], [28]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-14, PMA Width-16, 8B10B-NA, Byte Serializer-Enabled</b>			
data[7:0]	tx_parallel_data[7:0]	data[7:0]	rx_parallel_data[7:0]
data[15:8]	tx_parallel_data[18:11]	data[15:8]	rx_parallel_data[23:16]
data[23:16]	tx_parallel_data[47:40]	data[23:16]	rx_parallel_data[47:40]
data[31:24]	tx_parallel_data[58:51]	data[31:24]	rx_parallel_data[63:56]
		rx_std_wa_ala2size	rx_parallel_data[8], [24], [48], [64]
		rx_syncstatus	rx_parallel_data[10], [26], [50], [66]
		rx_patterndetect	rx_parallel_data[12], [28], [52], [68]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-15, PMA Width-20, 8B10B-Disabled, Byte Serializer-Disabled</b>			
<i>continued...</i>			



<b>TX Port Function</b>	<b>TX Port</b>	<b>RX Port Function</b>	<b>RX Port</b>
data[9:0]	tx_parallel_data[9:0]	data[9:0]	rx_parallel_data[9:0]
data[19:10]	tx_parallel_data[20:11]	data[19:10]	rx_parallel_data[25:16]
		rx_syncstatus	rx_parallel_data[10], [26]
		rx_disperr	rx_parallel_data[11], [27]
		rx_patterndetect	rx_parallel_data[12], [28]
		rx_rmifofostatus[0]	rx_parallel_data[13], [29]
		rx_rmifofostatus[1]	rx_parallel_data[14], [30]
		rx_runningdisp	rx_parallel_data[15], [31]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-16, PMA Width-20, 8B10B-Disabled, Byte Serializer-Enabled</b>			
data[9:0]	tx_parallel_data[9:0]	data[9:0]	rx_parallel_data[9:0]
data[20:11]	tx_parallel_data[20:11]	data[19:10]	rx_parallel_data[25:16]
data[49:40]	tx_parallel_data[49:40]	data[29:20]	rx_parallel_data[49:40]
data[60:51]	tx_parallel_data[60:51]	data[39:30]	rx_parallel_data[65:56]
		rx_syncstatus	rx_parallel_data[10], [26], [50], [66]
		rx_disperr	rx_parallel_data[11], [27], [51], [67]
		rx_patterndetect	rx_parallel_data[12], [28], [52], [68]
		rx_rmifofostatus[0]	rx_parallel_data[13], [29], [53], [69]
		rx_rmifofostatus[1]	rx_parallel_data[14], [30], [54], [70]
		rx_runningdisp	rx_parallel_data[15], [31], [55], [71]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-17, PMA Width-20, 8B10B-Enabled, Byte Serializer-Disabled</b>			
data[7:0]	tx_parallel_data[7:0]	data[7:0]	rx_parallel_data[7:0]
data[15:8]	tx_parallel_data[18:11]	data[15:8]	rx_parallel_data[23:16]
tx_dataak	tx_parallel_data[8], [19]	rx_dataak	rx_parallel_data[8], [24]
tx_forcedisp	tx_parallel_data[9], [20]	rx_errdetect	rx_parallel_data[9], [25]
tx_dispval	tx_parallel_data[10], [21]	rx_syncstatus	rx_parallel_data[10], [26]
		rx_disperr	rx_parallel_data[11], [27]
		rx_patterndetect	rx_parallel_data[12], [28]
		rx_rmifofostatus[0]	rx_parallel_data[13], [29]
		rx_rmifofostatus[1]	rx_parallel_data[14], [30]
<i>continued...</i>			





<b>TX Port Function</b>	<b>TX Port</b>	<b>RX Port Function</b>	<b>RX Port</b>
		rx_runningdisp	rx_parallel_data[15], [31]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-18, PMA Width-20, 8B10B-Enabled, Byte Serializer-Enabled</b>			
data[7:0]	tx_parallel_data[7:0]	data[7:0]	rx_parallel_data[7:0]
data[18:11]	tx_parallel_data[18:11]	data[15:8]	rx_parallel_data[23:16]
data[23:16]	tx_parallel_data[47:40]	data[23:16]	rx_parallel_data[47:40]
data[31:24]	tx_parallel_data[58:51]	data[31:24]	rx_parallel_data[63:56]
tx_dataak	tx_parallel_data[8], [19], [48], [59]	rx_dataak	rx_parallel_data[8], [24], [48], [64]
tx_forcedisp	tx_parallel_data[9], [20], [49], [60]	rx_errdetect	rx_parallel_data[9], [25], [49], [65]
tx_dispval	tx_parallel_data[10], [21], [50], [61]	rx_syncstatus	rx_parallel_data[10], [26], [50], [66]
		rx_disperr	rx_parallel_data[11], [27], [51], [67]
		rx_patterndetect	rx_parallel_data[12], [28], [52], [68]
		rx_rmfifostatus[0]	rx_parallel_data[13], [29], [53], [69]
		rx_rmfifostatus[1]	rx_parallel_data[14], [30], [54], [70]
		rx_runningdisp	rx_parallel_data[15], [31], [55], [71]
		rx_data_valid	rx_parallel_data[79]

**Note:** In the following table, the tx\_parallel\_data and rx\_parallel\_data mappings shown are for a single channel. To determine the mappings for multi-channel designs, the user must scale the single channel mappings with the appropriate channel multipliers. For example, data[31:0] maps to tx\_parallel\_data[31:0] and rx\_parallel\_data[31:0] for single channel designs. For multi-channel designs, data[31:0] for every channel would map to tx\_parallel\_data[<n-1>80+31:<n-1>80] and rx\_parallel\_data[<n-1>80+31:<n-1>80], where <n> is the channel number.

**Table 56. Simplified Data Interface=Disabled, Double-Rate Transfer=Enabled**

<b>TX Port Function</b>	<b>TX Port</b>	<b>RX Port Function</b>	<b>RX Port</b>
<b>Configuration-19, PMA Width-8, 8B10B-NA, Byte Serializer-Enabled</b>			
data[7:0]	tx_parallel_data[7:0] (lower word)	data[7:0]	rx_parallel_data[7:0] (lower word)
data[15:8]	tx_parallel_data[7:0] (upper word)	data[15:8]	rx_parallel_data[7:0] (upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)		
<i>continued...</i>			



TX Port Function	TX Port	RX Port Function	RX Port
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_syncstatus	rx_parallel_data[10] (lower and upper word)
		rx_patterndetect	rx_parallel_data[12] (lower and upper word)
		rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
		rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
		rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-20, PMA Width-10, 8B10B-Disabled, Byte Serializer-Enabled</b>			
data[9:0]	tx_parallel_data[9:0] (lower word)	data[9:0]	rx_parallel_data[9:0] (lower word)
data[19:10]	tx_parallel_data[9:0] (upper word)	data[19:10]	rx_parallel_data[9:0] (upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	rx_syncstatus	rx_parallel_data[10] (lower and upper word)
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_disperr	rx_parallel_data[11] (lower and upper word)
		rx_patterndetect	rx_parallel_data[12] (lower and upper word)
		rx_rmfifostatus[0]	rx_parallel_data[13] (lower and upper word)
		rx_rmfifostatus[1]	rx_parallel_data[14] (lower and upper word)
		rx_runningdisp	rx_parallel_data[15] (lower and upper word)
		rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
		rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
		rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-21, PMA Width-10, 8B10B-Enabled, Byte Serializer-Enabled</b>			
data[7:0]	tx_parallel_data[7:0] (lower word)	data[7:0]	rx_parallel_data[7:0] (lower word)
data[15:8]	tx_parallel_data[7:0] (upper word)	data[15:8]	rx_parallel_data[7:0] (upper word)
tx_dataak	tx_parallel_data[8] (lower and upper word)	rx_dataak	rx_parallel_data[8] (lower and upper word)
tx_forcedisp	tx_parallel_data[9] (lower and upper word)	code_violation_status	rx_parallel_data[9] (lower and upper word)
tx_dispval	tx_parallel_data[10] (lower and upper word)	rx_syncstatus	rx_parallel_data[10] (lower and upper word)
<b>continued...</b>			



<b>TX Port Function</b>	<b>TX Port</b>	<b>RX Port Function</b>	<b>RX Port</b>
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	rx_dispers	rx_parallel_data[11] (lower and upper word)
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_patterndetect	rx_parallel_data[12] (lower and upper word)
		rx_rmfifostatus[0]	rx_parallel_data[13] (lower and upper word)
		rx_rmfifostatus[1]	rx_parallel_data[14] (lower and upper word)
		rx_runningdisp	rx_parallel_data[15] (lower and upper word)
		rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
		rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
		rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-22, PMA Width-16, 8B10B-NA, Byte Serializer-Disabled</b>			
data[7:0]	tx_parallel_data[7:0] (lower word)	data[7:0]	rx_parallel_data[7:0] (lower word)
data[15:8]	tx_parallel_data[7:0] (upper word)	data[15:8]	rx_parallel_data[7:0] (upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)		
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_syncstatus	rx_parallel_data[10] (lower and upper word)
		rx_patterndetect	rx_parallel_data[12] (lower and upper word)
		rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
		rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
		rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-23, PMA Width-16, 8B10B-NA, Byte Serializer-Enabled</b>			
data[7:0]	tx_parallel_data[7:0] (lower word)	data[7:0]	rx_parallel_data[7:0] (lower word)
data[15:8]	tx_parallel_data[18:11] (lower word)	data[15:8]	rx_parallel_data[23:16] (lower word)
data[23:16]	tx_parallel_data[7:0] (upper word)	data[23:16]	rx_parallel_data[7:0] (upper word)
data[31:24]	tx_parallel_data[18:11] (upper word)	data[31:24]	rx_parallel_data[23:16] (upper word)
rx_pma_qpipulldn	tx_parallel_data[36] (lower and upper word)		
<i>continued...</i>			



TX Port Function	TX Port	RX Port Function	RX Port
tx_pma_qpipulldn	tx_parallel_data[37] (lower and upper word)	rx_syncstatus	rx_parallel_data[10], [26] (lower and upper word)
tx_pma_qpipullup	tx_parallel_data[38] (lower and upper word)	rx_patterndetect	rx_parallel_data[12], [28] (lower and upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	tx_pma_rxfound	rx_parallel_data[37] (lower word)
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
		rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
		rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-24, PMA Width-20, 8B10B-Disabled, Byte Serializer-Disabled</b>			
data[9:0]	tx_parallel_data[9:0] (lower word)	data[9:0]	rx_parallel_data[9:0] (lower word)
data[19:10]	tx_parallel_data[9:0] (upper word)	data[19:10]	rx_parallel_data[9:0] (upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	rx_syncstatus	rx_parallel_data[10] (lower and upper word)
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_disperr	rx_parallel_data[11] (lower and upper word)
		rx_patterndetect	rx_parallel_data[12] (lower and upper word)
		rx_rmfifostatus[0]	rx_parallel_data[13] (lower and upper word)
		rx_rmfifostatus[1]	rx_parallel_data[14] (lower and upper word)
		rx_runningdisp	rx_parallel_data[15] (lower and upper word)
		rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
		rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
		rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-25, PMA Width-20, 8B10B-Disabled, Byte Serializer-Enabled</b>			
data[19:0]	tx_parallel_data[9:0], [20:11] (lower word)	data[19:0]	rx_parallel_data[9:0], [25:16] (lower word)
data[39:20]	tx_parallel_data[9:0], [20:11] (upper word)	data[39:20]	rx_parallel_data[9:0], [25:16] (upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	rx_syncstatus	rx_parallel_data[10], [26] (lower and upper word)

*continued...*



TX Port Function	TX Port	RX Port Function	RX Port
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_dispers	rx_parallel_data[11], [27] (lower and upper word)
		rx_patterndetect	rx_parallel_data[12], [28] (lower and upper word)
		rx_rmfifostatus[0]	rx_parallel_data[13], [29] (lower and upper word)
		rx_rmfifostatus[1]	rx_parallel_data[14], [30] (lower and upper word)
		rx_runningdisp	rx_parallel_data[15], [31] (lower and upper word)
		rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
		rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
		rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-26, PMA Width-20, 8B10B-Enabled, Byte Serializer-Disabled</b>			
data[7:0]	tx_parallel_data[7:0] (lower word)	data[7:0]	rx_parallel_data[7:0] (lower word)
data[15:8]	tx_parallel_data[7:0] (upper word)	data[15:8]	rx_parallel_data[7:0] (upper word)
tx_dataak	tx_parallel_data[8] (lower and upper word)	rx_dataak	rx_parallel_data[8] (lower and upper word)
tx_forcedisp	tx_parallel_data[9] (lower and upper word)	code_violation_status	rx_parallel_data[9] (lower and upper word)
tx_dispval	tx_parallel_data[10] (lower and upper word)	rx_syncstatus	rx_parallel_data[10] (lower and upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	rx_dispers	rx_parallel_data[11] (lower and upper word)
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_patterndetect	rx_parallel_data[12] (lower and upper word)
		rx_rmfifostatus[0]	rx_parallel_data[13] (lower and upper word)
		rx_rmfifostatus[1]	rx_parallel_data[14] (lower and upper word)
		rx_runningdisp	rx_parallel_data[15] (lower and upper word)
		rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
		rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
<i>continued...</i>			




TX Port Function	TX Port	RX Port Function	RX Port
		rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-27, PMA Width-20, 8B10B-Enabled, Byte Serializer-Enabled</b>			
data[7:0]	tx_parallel_data[7:0] (lower word)	data[7:0]	rx_parallel_data[7:0] (lower word)
data[15:8]	tx_parallel_data[18:11] (lower word)	data[15:8]	rx_parallel_data[23:16] (lower word)
data[23:16]	tx_parallel_data[7:0] (upper word)	data[23:16]	rx_parallel_data[7:0] (upper word)
data[31:24]	tx_parallel_data[18:11] (upper word)	data[31:24]	rx_parallel_data[23:16] (upper word)
tx_dataak	tx_parallel_data[8], [19] (lower and upper word)	rx_dataak	rx_parallel_data[8], [24] (lower and upper word)
tx_forcedisp	tx_parallel_data[9], [20] (lower and upper word)	code_violation_status	rx_parallel_data[9], [25] (lower and upper word)
tx_dispval	tx_parallel_data[10], [21] (lower and upper word)	rx_syncstatus	rx_parallel_data[10], [26] (lower and upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	rx_disperr	rx_parallel_data[11], [27] (lower and upper word)
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_patterndetect	rx_parallel_data[12], [28] (lower and upper word)
		rx_rmfifostatus[0]	rx_parallel_data[13], [29] (lower and upper word)
		rx_rmfifostatus[1]	rx_parallel_data[14], [30] (lower and upper word)
		rx_runningdisp	rx_parallel_data[15], [31] (lower and upper word)
		rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
		rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
		rx_data_valid	rx_parallel_data[79] (lower and upper word)



### 2.4.13.3 PCS-Core Interface Ports: PCS-Direct

Figure 33. PCS-Core Interface Ports: PCS-Direct



Note:  
1. The number of ports reflected may be greater than shown. Refer to the port description table for enhanced PCS, standard PCS, PCS direct, and PCI Express PIPE interface.

Note: In the following table, the tx\_parallel\_data and rx\_parallel\_data mappings shown are for a single channel. To determine the mappings for multi-channel designs, the user must scale the single channel mappings with the appropriate channel multipliers. For example, data[31:0] maps to tx\_parallel\_data[31:0] and rx\_parallel\_data[31:0] for single channel designs. For multi-channel designs, data[31:0] for every channel would map to tx\_parallel\_data[<n-1>80+31:<n-1>80] and rx\_parallel\_data[<n-1>80+31:<n-1>80], where <n> is the channel number.

Table 57. Simplified Data Interface=Disabled, Double-Rate Transfer=Disabled

TX Port Function	TX Port	RX Port Function	RX Port
<b>Configuration-28, PMA Width-8, FPGA Fabric width-8</b>			
data[7:0]	tx_parallel_data[7:0]	data[7:0]	rx_parallel_data[7:0]
tx_fifo_wr_en	tx_parallel_data[79]	rx_data_valid	rx_parallel_data[79]
<b>Configuration-29, PMA Width-10, FPGA Fabric width-10</b>			
data[9:0]	tx_parallel_data[9:0]	data[9:0]	rx_parallel_data[9:0]
<i>continued...</i>			



TX Port Function	TX Port	RX Port Function	RX Port
tx_fifo_wr_en	tx_parallel_data[79]	rx_data_valid	rx_parallel_data[79]
<b>Configuration-30, PMA Width-16, FPGA Fabric width-16</b>			
data[15:0]	tx_parallel_data[15:0]	data[15:0]	rx_parallel_data[15:0]
rx_pma_qpipulldn	tx_parallel_data[16]	tx_pma_rxfound	rx_parallel_data[18]
tx_pma_qpipulldn	tx_parallel_data[17]		
tx_pma_qpipullup	tx_parallel_data[18]		
tx_fifo_wr_en	tx_parallel_data[79]	rx_data_valid	rx_parallel_data[79]
<b>Configuration-31, PMA Width-20, FPGA Fabric width-20</b>			
data[19:0]	tx_parallel_data[19:0]	data[19:0]	rx_parallel_data[19:0]
tx_fifo_wr_en	tx_parallel_data[79]	rx_data_valid	rx_parallel_data[79]
<b>Configuration-32, PMA Width-32, FPGA Fabric width-32</b>			
data[31:0]	tx_parallel_data[31:0]	data[31:0]	rx_parallel_data[31:0]
tx_fifo_wr_en	tx_parallel_data[79]	rx_prbs_err	rx_parallel_data[35]
		rx_prbs_done	rx_parallel_data[36]
		rx_data_valid	rx_parallel_data[79]
<b>Configuration-33, PMA Width-40, FPGA Fabric width-40</b>			
data[39:0]	tx_parallel_data[39:0]	data[39:0]	rx_parallel_data[39:0]
tx_fifo_wr_en	tx_parallel_data[79]	rx_data_valid	rx_parallel_data[79]
<b>Configuration-34, PMA Width-64, FPGA Fabric width-64</b>			
data[31:0]	tx_parallel_data[31:0]	data[31:0]	rx_parallel_data[31:0]
data[63:32]	tx_parallel_data[71:40]	data[63:32]	rx_parallel_data[71:40]
tx_fifo_wr_en	tx_parallel_data[79]	rx_data_valid	rx_parallel_data[79]

**Note:** In the following table, the tx\_parallel\_data and rx\_parallel\_data mappings shown are for a single channel. To determine the mappings for multi-channel designs, the user must scale the single channel mappings with the appropriate channel multipliers. For example, data[31:0] maps to tx\_parallel\_data[31:0] and rx\_parallel\_data[31:0] for single channel designs. For multi-channel designs, data[31:0] for every channel would map to tx\_parallel\_data[<n-1>80+31:<n-1>80] and rx\_parallel\_data[<n-1>80+31:<n-1>80], where <n> is the channel number.

**Table 58. Simplified Data Interface=Disabled, Double-Rate Transfer=Enabled**

TX Port Function	TX Port	RX Port Function	RX Port
<b>Configuration-35, PMA Width-16, FPGA Fabric width-8</b>			
data[7:0]	tx_parallel_data[7:0] (lower word)	data[7:0]	rx_parallel_data[7:0] (lower word)
data[15:8]	tx_parallel_data[7:0] (upper word)	data[15:8]	rx_parallel_data[7:0] (upper word)
<i>continued...</i>			





<b>TX Port Function</b>	<b>TX Port</b>	<b>RX Port Function</b>	<b>RX Port</b>
tx_word_marking_bit=0	tx_parallel_data[19] (lower word)	rx_word_marking_bit=0	rx_parallel_data[39] (upper word)
tx_word_marking_bit=1	tx_parallel_data[19] (upper word)	rx_word_marking_bit=1	rx_parallel_data[39] (lower word)
tx_fifo_wr_en	tx_parallel_data[79] (lower and upper word)	rx_data_valid	rx_parallel_data[79]
<b>Configuration-36, PMA Width-20, FPGA Fabric width-10</b>			
data[9:0]	tx_parallel_data[9:0] (lower word)	data[9:0]	rx_parallel_data[9:0] (lower word)
data[19:10]	tx_parallel_data[9:0] (upper word)	data[19:10]	rx_parallel_data[9:0] (upper word)
tx_word_marking_bit=0	tx_parallel_data[19] (lower word)	rx_word_marking_bit=0	rx_parallel_data[39] (upper word)
tx_word_marking_bit=1	tx_parallel_data[19] (upper word)	rx_word_marking_bit=1	rx_parallel_data[39] (lower word)
tx_fifo_wr_en	tx_parallel_data[79] (lower and upper word)	rx_data_valid	rx_parallel_data[79]
<b>Configuration-37, PMA Width-32, FPGA Fabric width-16</b>			
data[15:0]	tx_parallel_data[15:0] (lower word)	data[15:0]	rx_parallel_data[15:0] (lower word)
data[31:16]	tx_parallel_data[15:0] (upper word)	data[31:16]	rx_parallel_data[15:0] (upper word)
rx_pma_qpipulldn	tx_parallel_data[16] (lower word)	tx_pma_rxfound	rx_parallel_data[18] (lower word)
tx_pma_qpipulldn	tx_parallel_data[17] (lower word)		
tx_pma_qpipullup	tx_parallel_data[18] (lower word)		
tx_word_marking_bit=0	tx_parallel_data[19] (lower word)	rx_word_marking_bit=0	rx_parallel_data[39] (upper word)
tx_word_marking_bit=1	tx_parallel_data[19] (upper word)	rx_word_marking_bit=1	rx_parallel_data[39] (lower word)
tx_fifo_wr_en	tx_parallel_data[79] (lower and upper word)	rx_data_valid	rx_parallel_data[79]
<b>Configuration-38, PMA Width-40, FPGA Fabric width-20</b>			
data[19:0]	tx_parallel_data[19:0] (lower word)	data[19:0]	rx_parallel_data[19:0] (lower word)
data[39:20]	tx_parallel_data[19:0] (upper word)	data[39:20]	rx_parallel_data[19:0] (upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
<i>continued...</i>			



TX Port Function	TX Port	RX Port Function	RX Port
tx_fifo_wr_en	tx_parallel_data[79] (lower and upper word)	rx_data_valid	rx_parallel_data[79] (lower and upper word)
<b>Configuration-39, PMA Width-64, FPGA Fabric width-32</b>			
data[31:0]	tx_parallel_data[31:0] (lower word)	data[31:0]	rx_parallel_data[31:0] (lower word)
data[63:32]	tx_parallel_data[31:0] (upper word)	data[63:32]	rx_parallel_data[31:0] (upper word)
tx_word_marking_bit=0	tx_parallel_data[39] (lower word)	rx_word_marking_bit=0	rx_parallel_data[39] (lower word)
tx_word_marking_bit=1	tx_parallel_data[39] (upper word)	rx_word_marking_bit=1	rx_parallel_data[39] (upper word)
tx_fifo_wr_en	tx_parallel_data[79] (lower and upper word)	rx_data_valid	rx_parallel_data[79] (lower and upper word)

### 2.4.14 PMA Ports

This section describes the PMA and calibration ports for the Transceiver Native PHY IP core.

The following tables, the variables represent these parameters:

- <n>—The number of lanes
- <d>—The serialization factor
- <s>—The symbol size
- <p>—The number of PLLs

**Table 59. TX PMA Ports**

Name	Direction	Clock Domain	Description
tx_serial_data[<n>-1:0]	Input	N/A	This is the serial data output of the TX PMA.
tx_serial_clk0	Input	Clock	This is the serial clock from the TX PLL. The frequency of this clock depends on the data rate and clock division factor. This clock is for non bonded channels only. For bonded channels use the tx_bonding_clocks clock TX input.
tx_bonding_clocks[<n><6>-1:0]	Input	Clock	This is a 6-bit bus which carries the low speed parallel clock per channel. These clocks are outputs from the master CGB. Use these clocks for bonded channels only.
<b>Optional Ports</b>			
tx_serial_clk1 tx_serial_clk2 tx_serial_clk3	Inputs	Clocks	These are the serial clocks from the TX PLL. The frequency of these clocks depends on the data rate and clock division factor. These additional ports are enabled when you specify more than one TX PLL.
<i>continued...</i>			



Name	Direction	Clock Domain	Description
tx_serial_clk4			
tx_pma_igttrx_clkout	Output	Clock	This port is available if you turn on <b>Enable tx_pma_igttrx_clkout</b> port in the <b>Transceiver Native PHY IP core Parameter Editor</b> . This output clock can be used to cascade the TX PMA output clock to the input of a PLL.
tx_pma_elecidle[<n>-1:0]	Input	Asynchronous FSR <sup>12</sup>	When you assert this signal, the transmitter is forced to electrical idle. This port has no effect when you configure the transceiver for the PCI Express protocol.

**Table 60. TX PMA Ports-PMA QPI Options**

Name	Direction	Clock Domain	Description
tx_pma_txdetectrx[<n>-1:0]	Input	Asynchronous	This port is available if you turn on <b>Enable tx_pma_txdetectrx</b> port (QPI) in the <b>Transceiver Native PHY IP core Parameter Editor</b> . When asserted, the receiver detect block in TX PMA detects the presence of a receiver at the other end of the channel. After receiving the tx_pma_txdetectrx request, the receiver detect block initiates the detection process. Use this port for Quick Path Interconnect (QPI) applications only.
tx_pma_qpipullup[<n>-1:0]	Input	Asynchronous SSR if port is enabled <sup>12</sup> Synchronous to tx_coreclk or tx_clkout if port is disabled and part of tx_parallel_data	This port is available if you turn on <b>Enable tx_pma_qpipullup</b> port (QPI) in the <b>Transceiver Native PHY IP core Parameter Editor</b> . For Duplex configurations, when Enable tx_pma_qpipullup port (QPI) is not set, tx_pma_qpipullup is part of tx_parallel_data in specific configurations. Refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> section for port mappings of tx_pma_qpipullup port based on specific configurations. It is only used for Quick Path Interconnect (QPI) applications.
tx_pma_qpipulldn[<n>-1:0]	Input	Asynchronous SSR if port is enabled <sup>12</sup> Synchronous to tx_coreclk or tx_clkout if port is disabled and part of tx_parallel_data	This port is available if you turn on <b>Enable tx_pma_qpipulldn</b> port (QPI) in the <b>Transceiver Native PHY IP core Parameter Editor</b> . For Duplex configurations, when Enable tx_pma_qpipulldn port (QPI) is not set, tx_pma_qpipulldn is part of tx_parallel_data in specific configurations. Refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> section for port mappings of tx_pma_qpipulldn port based on specific configurations. It is only used for Quick Path Interconnect (QPI) applications.
tx_pma_rxfound[<n>-1:0]	Output	Asynchronous SSR if port is enabled <sup>12</sup> Synchronous to rx_coreclk or rx_clkout if port is disabled and part of rx_parallel_data	This port is available if you turn on <b>Enable tx_rxfound_pma</b> port (QPI) in the <b>Transceiver Native PHY IP core Parameter Editor</b> . For Duplex configurations, when Enable tx_pma_rxfound port (QPI) is not set, tx_pma_rxfound is part of tx_parallel_data in specific configurations. Refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> section for port mappings of tx_pma_rxfound port based on specific configurations.

continued...

<sup>12</sup> For a detailed description of FSR and SSR signals, please go to the *Asynchronous Data Transfer* section in the *Other Protocols* chapter.



Name	Direction	Clock Domain	Description
			When asserted, indicates that the receiver detect block in TX PMA has detected a receiver at the other end of the channel. Use this port for Quick Path Interconnect (QPI) applications only.
rx_pma_qpipulldn[<n>-1:0]	Input	Asynchronous SSR if port is enabled <sup>1,2</sup> Synchronous to tx_coreclkln or tx_clkout if port is disabled and part of tx_parallel_data	This port is available if you turn on Enable rx_pma_qpipulldn port (QPI) in the <b>Transceiver Native PHY IP core Parameter Editor</b> . For Duplex configurations, when Enable rx_pma_qpipulldn port (QPI) in the <b>Transceiver Native PHY IP core Parameter Editor</b> is not set, rx_pma_qpipulldn is part of tx_parallel_data in specific configurations. Refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> section for port mappings of rx_pma_qpipulldn port based on specific configurations. This port is only used for Quick Path Interconnect (QPI) applications.
tx_pma_txdetectrx[<n>-1:0]	Input	Asynchronous	This port is available if you turn on <b>Enable tx_pma_txdetectrx</b> port (QPI) in the <b>Transceiver Native PHY IP core Parameter Editor</b> . When asserted, the receiver detect block in TX PMA detects the presence of a receiver at the other end of the channel. After receiving the tx_pma_txdetectrx request, the receiver detect block initiates the detection process. Use this port for Quick Path Interconnect (QPI) applications only.

Table 61. RX PMA Ports

Name	Direction	Clock Domain	Description
rx_serial_data[<n>-1:0]	Input	N/A	Specifies serial data input to the RX PMA.
rx_cdr_refclk0	Input	Clock	Specifies reference clock input to the RX clock data recovery (CDR) circuitry.
<b>Optional Ports</b>			
rx_cdr_refclk1- rx_cdr_refclk4	Input	Clock	Specifies reference clock inputs to the RX clock data recovery (CDR) circuitry.
rx_pma_iqtxrx_clkout	Output	Clock	This port is available if you turn on <b>Enable rx_pma_iqtxrx_clkout</b> port in the <b>Transceiver Native PHY IP core Parameter Editor</b> . This output clock can be used to cascade the RX PMA output clock to the input of a PLL.
rx_pma_clkslip	Output	Clock SSR <sup>1,2</sup>	When asserted, indicates that the deserializer has either skipped one serial bit or paused the serial clock for one cycle to achieve word alignment. As a result, the period of the parallel clock could be extended by 1 unit interval (UI) during the clock slip operation.
rx_is_lockedtoata[<n>-1:0]	Output	rx_clkout	When asserted, indicates that the CDR PLL is locked to the incoming data, rx_serial_data.
rx_is_lockedtoref[<n>-1:0]	Output	rx_clkout	When asserted, indicates that the CDR PLL is locked to the input reference clock.
rx_set_locktoata[<n>-1:0]	Input	Asynchronous	This port provides manual control of the RX CDR circuitry.
rx_set_locktoref[<n>-1:0]	Input	Asynchronous	This port provides manual control of the RX CDR circuitry.
<i>continued...</i>			



Name	Direction	Clock Domain	Description
rx_prbs_done[<n>-1:0]	Output	rx_coreclkin or rx_clkout SSR <sup>12</sup>	When asserted, indicates the verifier has aligned and captured consecutive PRBS patterns and the first pass through a polynomial is complete.
rx_prbs_err[<n>-1:0]	Output	rx_coreclkin or rx_clkout SSR <sup>12</sup>	When asserted, indicates an error only after the rx_prbs_done signal has been asserted. This signal gets asserted for three parallel clock cycles for every error that occurs. Errors can only occur once per word.
rx_prbs_err_clr[<n>-1:0]	Input	rx_coreclkin or rx_clkout SSR <sup>12</sup>	When asserted, clears the PRBS pattern and deasserts the rx_prbs_done signal.
rx_std_signaldetect[<n>-1:0]	Output	Asynchronous	When enabled, the signal threshold detection circuitry senses whether the signal level present at the RX input buffer is above the signal detect threshold voltage. This signal is required for the PCI Express, SATA and SAS protocols.

**Table 62. RX PMA Ports-PMA QPI Options**

Name	Direction	Clock Domain	Description
rx_serialpbken[<n>-1:0]	Input	Asynchronous SSR <sup>12</sup>	This port is available if you turn on <b>Enable rx_serialpbken</b> port in the <b>Transceiver Native PHY IP core Parameter Editor</b> . The assertion of this signal enables the TX to RX serial loopback path within the transceiver. This signal can be enabled in Duplex or Simplex mode. If enabled in Simplex mode, you must drive the signal on both the TX and RX instances from the same source. Otherwise the design fails compilation.

**Table 63. Calibration Status Ports**

Name	Direction	Clock Domain	Description
tx_cal_busy[<n>-1:0]	Output	Asynchronous SSR <sup>12</sup>	When asserted, indicates that the initial TX calibration is in progress. For both initial and manual recalibration, this signal will be asserted during calibration and will deassert after calibration is completed. You must hold the channel in reset until calibration completes.
rx_cal_busy[<n>-1:0]	Output	Asynchronous SSR <sup>12</sup>	When asserted, indicates that the initial RX calibration is in progress. For both initial and manual recalibration, this signal will be asserted during calibration and will deassert after calibration is completed.

**Table 64. Reset Ports**

Name	Direction	Clock Domain <sup>13</sup>	Description
tx_analogreset[<n>-1:0]	Input	Asynchronous	Resets the analog TX portion of the transceiver PHY.
tx_digitalreset[<n>-1:0]	Input	Asynchronous	Resets the digital TX portion of the transceiver PHY. <sup>14</sup>
<i>continued...</i>			

<sup>13</sup> Although the reset ports are not synchronous to any clock domain, Intel recommends that you synchronize the reset ports with the system clock.



Name	Direction	Clock Domain <sup>13</sup>	Description
rx_analogreset[<n>-1:0]	Input	Asynchronous	Resets the analog RX portion of the transceiver PHY.
rx_digitalreset[<n>-1:0]	Input	Asynchronous	Resets the digital RX portion of the transceiver PHY. <sup>15</sup>
tx_analogreset_stat[<n>-1:0]	Output	Asynchronous	TX PMA analog reset status port.
rx_analogreset_stat[<n>-1:0]	Output	Asynchronous	RX PMA analog reset status port.
tx_digitalreset_stat[<n>-1:0]	Output	Asynchronous	TX PCS digital reset status port.
rx_digitalreset_stat[<n>-1:0]	Output	Asynchronous	RX PCS digital reset status port.
tx_dll_lock	Output	Asynchronous	TX PCS delay locked loop status port. This port is required when the RX Core FIFO is operating in Interlaken or Basic mode.
<b>Optional Reset Port</b>			
rcfg_tx_digitalreset_release_ctrl[<n>-1:0] <sup>16</sup>	Input	Asynchronous	This port usage is mandatory when reconfiguring to or from Enhanced PCS Configurations with TX PCS Gearbox ratios of either 67:32, 67:40, and 67:64.

**Related Links**

- [Transceiver PHY Reset Controller Interfaces](#) on page 288  
This section describes the top-level signals for the Transceiver PHY Reset Controller.
- [Asynchronous Data Transfer](#) on page 137

**2.4.15 PCS-Core Interface Ports**

This section defines the PCS-Core interface ports common to the Enhanced PCS, Standard PCS, PCIe Gen3 PCS, and PCS Direct configurations.

---

13 Although the reset ports are not synchronous to any clock domain, Intel recommends that you synchronize the reset ports with the system clock.


14 For non-bonded configurations: there is one bit per TX channel. For bonded configurations: there is one bit per PHY instance.

15 For non-bonded configurations: there is one bit per RX channel. For bonded configurations: there is one bit per PHY instance.

16 For rcfg\_tx\_digitalreset\_release\_ctrl timing diagrams, refer to the "Special TX PCS Reset Release Sequence" under *Resetting Transceiver Channels* chapter.



Figure 34. PCS-Core Interface Ports



Note:  
1. The number of ports reflected may be greater than shown. Refer to the port description table for enhanced PCS, standard PCS, PCS direct, and PCI Express PIPE interface.

Each transceiver channel's transmit and receive 80-bit parallel data interface active and inactive ports will depend on specific configuration parameters such as PMA width, FPGA Fabric width, and whether double rate transfer mode is enabled or disabled. The labeled inputs and outputs to the PMA and PCS modules represent buses, not individual signals. (Add Figure) In the following tables, the variables represent the following parameters:

- $\langle n \rangle$ —The number of lanes
- $\langle d \rangle$ —The serialization factor
- $\langle s \rangle$ — The symbol size
- $\langle p \rangle$ —The number of PLLs

Table 65. TX PCS: Parallel Data, Control, and Clocks

Name	Direction	Clock Domain	Description
tx_parallel_data[ $\langle n \rangle > 80 - 1 : 0$ ]	Input	Synchronous to the clock driving the write side of the FIFO (tx_coreclk <sub>in</sub> or tx_clk <sub>out</sub> )	TX parallel data inputs from the FPGA fabric to the TX PCS. If you select <b>Enable simplified interface</b> in the <b>Transceiver Native PHY IP core Parameter Editor</b> , tx_parallel_data includes only the bits required for the configuration you specify.
<i>continued...</i>			



## 2 Implementing the PHY Layer in Stratix 10 H-Tile Transceivers

Name	Direction	Clock Domain	Description
			The data ports that are not active must be set to logical state zero. To determine which ports are active, refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> section.
unused_tx_parallel_data	Input	tx_clkout	Port is enabled, when you enable <b>Enable simplified data interface</b> . Connect all of these bits to 0. When <b>Enable simplified data interface</b> is not set, the unused bits are a part of tx_parallel_data. Refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the ports you need to set to logical state zero.
tx_control[<n><3>-1:0] or tx_control[<n><8>-1:0]	Input	Synchronous to the clock driving the write side of the FIFO (tx_coreclk or tx_clkout)	tx_control ports will have different functionality depending on the Enhanced PCS transceiver configuration rule selected. When <b>Enable simplified data interface</b> is not set, tx_control is part of tx_parallel_data. Refer to the <i>Enhanced PCS TX and RX Control Ports</i> section for more details. Refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> section for port mappings of tx_control ports based on specific configurations.
tx_word_marking_bit	Input	Synchronous to the clock driving the write side of the FIFO (tx_coreclk or tx_clkout)	This port is required if double rate transfer mode is enabled. A logic state of Zero on this port will indicate the data on tx_parallel_data bus contains the Lower Significant Word. A logic state of One on this port will indicate the data on tx_parallel_data bus contains the Upper Significant Word. Note that <b>Enable simplified data interface</b> must be disabled for double rate transfer mode to be enabled and therefore, tx_word_marking bit will always appear as part of tx_parallel_data. Refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> section for port mappings of tx_word_marking_bit.
tx_coreclk	Input	Clock	The FPGA fabric clock. Drives the write side of the TX FIFO. For the Interlaken protocol, the frequency of this clock could be from datarate/67 to datarate/32. Using frequency lower than this range can cause the TX FIFO to underflow and result in data corruption.
tx_clkout	Output	Clock	User has the option to select the clock source for this port between PCS clkout, PCS clkout x2, and pma_div_clkout. A valid clock source must be selected based on intended configuration.  PCS clkout is a parallel clock generated by the local CGB for non bonded configurations, and master CGB for bonded configurations. This clocks the blocks of the TX PCS. The frequency of this clock is equal to the datarate divided by PCS/PMA interface width. PCS clkout x2 is a parallel clock generated at twice the frequency of PCS clkout for double transfer rate mode configurations. The frequency of pma_div_clkout is the divided version of the TX PMA parallel clock.
tx_clkout2	Output	Clock	User has the option to select the clock source for this port between PCS clkout, PCS clkout x2, and pma_div_clkout. A valid clock source must be selected based on intended configuration.  PCS clkout is a parallel clock generated by the local CGB for non bonded configurations, and master CGB for bonded configurations. This clocks the blocks of the TX PCS. The frequency of this clock is equal to the datarate divided by PCS/PMA interface width. PCS clkout x2 is a parallel clock generated at twice the frequency of PCS clkout for double transfer rate mode configurations. The frequency of pma_div_clkout is the divided version of the TX PMA parallel clock.





**Table 66. RX PCS-Core Interface Ports: Parallel Data, Control, and Clocks**

Name	Direction	Clock Domain	Description
rx_parallel_data[<n>80-1:0]	Output	Synchronous to the clock driving the read side of the FIFO (rx_coreclk in or rx_clkout)	RX parallel data from the RX PCS to the FPGA fabric. If you select, <b>Enable simplified data interface</b> in the Transceiver Native PHY IP GUI, rx_parallel_data includes only the bits required for the configuration you specify. Otherwise, this interface is 80 bits wide.  To determine which ports are active for specific transceiver configurations, refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> . You can leave the unusual ports floating or not connected.
unused_rx_parallel_data	Output	rx_clkout	This signal specifies the unused data ports when you turn on <b>Enable simplified data interface</b> . When simplified data interface is not set, the unused ports are a part of rx_parallel_data. To determine which ports are active for specific transceiver configurations, refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> . You can leave the unused data outputs floating or not connected.
rx_control[<n><8>-1:0]	Output	Synchronous to the clock driving the read side of the FIFO (rx_coreclk in or rx_clkout)	rx_control ports will have different functionality depending on the Enhanced PCS transceiver configuration rule selected. When Enable simplified data interface is not set, rx_control is part of rx_parallel_data.  Refer to the <i>Enhanced PCS TX and RX Control Ports</i> section for more details.  To determine which ports are active for specific transceiver configurations, refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> .
rx_word_marking_bit	Input	Synchronous to the clock driving the read side of the FIFO (rx_coreclk in or rx_clkout)	This port is required if double rate transfer mode is enabled. A logic state of Zero on this port will indicate the data on rx_parallel_data bus contains the Lower Significant Word. A logic state of One on this port will indicate the data on rx_parallel_data bus contains the Upper Significant Word. Note that <b>Enable simplified data interface</b> must be disabled for double rate transfer mode to be enabled and therefore, rx_word_marking bit will always appear as part of rx_parallel_data.  Refer to <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> section for port mappings of rx_word_marking_bit.
rx_coreclk_in	Input	Clock	The FPGA fabric clock. Drives the read side of the RX FIFO. For Interlaken protocol, the frequency of this clock could range from datarate/67 to datarate/32.
rx_clkout	Output	Clock	User has the option to select the clock source for this port between PCS clkout, PCS clkout x2, and pma_div_clkout. A valid clock source must be selected based on intended configuration.  The PCS clkout is the low speed parallel clock recovered by the transceiver RX PMA, that clocks the blocks in the RX PCS. The frequency of this clock is equal to data rate divided by PCS/PMA interface width. PCS clkout x2 is a parallel clock generated at twice the frequency of PCS clkout for double transfer rate mode configurations. The frequency of pma_div_clkout is the divided version of the RX PMA parallel clock.
rx_clkout2	Output	Clock	User has the option to select the clock source for this port between PCS clkout, PCS clkout x2, and pma_div_clkout. A valid clock source must be selected based on intended configuration.

**continued...**



Name	Direction	Clock Domain	Description
			The PCS clkout is the low speed parallel clock recovered by the transceiver RX PMA, that clocks the blocks in the RX PCS. The frequency of this clock is equal to data rate divided by PCS/PMA interface width. PCS clkout x2 is a parallel clock generated at twice the frequency of PCS clkout for double transfer rate mode configurations. The frequency of pma_div_clkout is the divided version of the RX PMA parallel clock.

**Table 67. TX PCS-Core Interface FIFO**

Name	Direction	Clock Domain	Description
tx_fifo_wr_en[<n>-1:0]	Input	Synchronous to the clock driving the write side of the FIFO (tx_coreclk or tx_clkout)	Assertion of this signal indicates that the TX data is valid. For Basic and Interlaken, you need to control this port based on TX Core FIFO flags so that the FIFO does not underflow or overflow. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
tx_enh_data_valid[<n>-1:0]	Input	Synchronous to the clock driving the write side of the FIFO (tx_coreclk or tx_clkout)	Assertion of this signal indicates that the TX data is valid. For transceiver configuration rules using 10GBASE-R, 10GBASE-R 1588, 10GBASE-R w/KR FEC, 40GBASE-R w/KR FEC, Basic w/KR FEC, or double rate transfer mode, you must control this signal based on the gearbox ratio. You must also use this signal instead of tx_fifo_wr_en whenever the transceiver Enhanced PCS gearbox is not set to a 1:1 ratio such as 66:40 or 64:32 as an example, except in the case of when the RX Core FIFO is configured in Interlaken or Basic mode in which case, you must use tx_fifo_wr_en instead. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
tx_fifo_full[<n>-1:0]	Output	Synchronous to the clock driving the write side of the FIFO (tx_coreclk or tx_clkout)	Assertion of this signal indicates the TX Core FIFO is full. Because the depth is always constant, you can ignore this signal for the phase compensation mode. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
tx_fifo_pfull[<n>-1:0]	Output	Synchronous to the clock driving the write side of the FIFO tx_coreclk or tx_clkout	This signal gets asserted when the TX Core FIFO reaches its partially full threshold. Because the depth is always constant, you can ignore this signal for the phase compensation mode. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
tx_fifo_empty[<n>-1:0]	Output	Synchronous to the clock driving the write side of the FIFO tx_coreclk or tx_clkout	When asserted, indicates that the TX Core FIFO is empty. This signal gets asserted for 2 to 3 clock cycles. Because the depth is always constant, you can ignore this signal for the phase compensation mode. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
tx_fifo_pempty[<n>-1:0]	Output	Synchronous to the clock driving the write side of the FIFO tx_coreclk or tx_clkout	When asserted, indicates that the TX Core FIFO has reached its specified partially empty threshold. When you turn this option on, the Enhanced PCS enables the tx_fifo_pempty port, which is asynchronous. This signal gets asserted for 2 to 3 clock cycles. Because the depth is always constant, you can ignore this signal for the phase compensation mode. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.



Table 68. RX PCS-Core Interface FIFO

Name	Direction	Clock Domain	Description
rx_data_valid[<n>-1:0]	Output	Synchronous to the clock driving the read side of the FIFO rx_coreclk <sub>in</sub> or rx_clk <sub>out</sub>	When asserted, indicates that rx_parallel_data is valid. Discard invalid RX parallel data when rx_data_valid signal is low. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
rx_enh_data_valid[<n>-1:0]	Input	Synchronous to the clock driving the read side of the FIFO rx_coreclk <sub>in</sub> or rx_clk <sub>out</sub>	When asserted, indicates that rx_parallel_data is valid. Discard invalid RX parallel data when rx_enh_data_valid is low. For transceiver configuration rules using 10GBASE-R, 10GBASE-R 1588, 10GBASE-R w/KR FEC, 40GBASE-R w/KR FEC, Basic w/KR FEC, or double rate transfer mode configurations, you must control this signal based on the gearbox ratio. You must also use this signal instead of rx_data_valid whenever the transceiver Enhanced PCS gearbox is not set to a 1:1 ratio such as 66:40 or 64:32 as an example, except in the case of when the RX Core FIFO is configured in Interlaken or Basic mode in which case, you must use rx_data_valid instead. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
rx_fifo_full[<n>-1:0]	Output	Synchronous to the clock driving the read side of the FIFO rx_coreclk <sub>in</sub> or rx_clk <sub>out</sub>	When asserted, indicates that the RX Core FIFO is full. This signal gets asserted for 2 to 3 clock cycles. Because the depth is always constant, you can ignore this signal for the phase compensation mode. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
rx_fifo_pfull[<n>-1:0]	Output	Synchronous to the clock driving the read side of the FIFO rx_coreclk <sub>in</sub> or rx_clk <sub>out</sub>	When asserted, indicates that the RX Core FIFO has reached its specified partially full threshold. This signal gets asserted for 2 to 3 clock cycles. Because the depth is always constant, you can ignore this signal for the phase compensation mode. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
rx_fifo_empty[<n>-1:0]	Output	Synchronous to the clock driving the read side of the FIFO rx_coreclk <sub>in</sub> or rx_clk <sub>out</sub>	When asserted, indicates that the RX Core FIFO is empty. Because the depth is always constant, you can ignore this signal for the phase compensation mode. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
rx_fifo_pempty[<n>-1:0]	Output	Synchronous to the clock driving the read side of the FIFO rx_coreclk <sub>in</sub> or rx_clk <sub>out</sub>	When asserted, indicates that the RX Core FIFO has reached its specified partially empty threshold. Because the depth is always constant, you can ignore this signal for the phase compensation mode. Refer to <i>Enhanced PCS FIFO Operation</i> for more details.
rx_fifo_del[<n>-1:0]	Output	Synchronous to the clock driving the read side of the FIFO rx_coreclk <sub>in</sub> or rx_clk <sub>out</sub>	When asserted, indicates that a word has been deleted from the RX Core FIFO. This signal gets asserted for 2 to 3 clock cycles. This signal is used for the 10GBASE-R protocol.
rx_fifo_insert[<n>-1:0]	Output	Synchronous to the clock driving the read side of	When asserted, indicates that a word has been inserted into the RX Core FIFO. This signal is used for the 10GBASE-R protocol.

continued...



Name	Direction	Clock Domain	Description
		the FIFO rx_coreclkkin or rx_clkout	
rx_fifo_rd_en[<n>-1:0]	Input	Synchronous to the clock driving the read side of the FIFO rx_coreclkkin or rx_clkout	For RX Core FIFO Interlaken and Basic configurations, when this signal is asserted, a word is read from the RX Core FIFO. You need to control this signal based on RX Core FIFO flags so that the FIFO does not underflow or overflow.
rx_fifo_align_clr[<n>-1:0]	Input	Synchronous to the clock driving the read side of the FIFO rx_coreclkkin or rx_clkout FSR <sup>17</sup>	When asserted, the RX Core FIFO resets and begins searching for a new alignment pattern. This signal is only valid for the Interlaken protocol. Assert this signal for at least 4 cycles.

**Table 69. Latency Measurement/Adjustment**

Name	Direction	Clock Domain	Description
latency_sclk	Input	clock	Latency measurement input reference clock.
tx_fifo_latency_pulse	Output	tx_coreclkkin	Latency pulse of TX core FIFO from latency measurement.
tx_pcs_fifo_latency_pulse	Output	tx_clkout	Latency pulse of TX PCS FIFO from latency measurement.
rx_fifo_latency_pulse	Output	rx_coreclkkin	Latency pulse of RX core FIFO from latency measurement.
rx_pcs_fifo_latency_pulse;	Output	rx_clkout	Latency pulse of RX PCS FIFO from latency measurement.

**Related Links**

- [Special TX PCS Reset Release Sequence](#) on page 280  
The release of TX PCS reset is handled differently in special cases. To ensure that transmitter channels are ready to transmit, you must properly release the TX PCS reset for these special cases.
- [How to Enable Low Latency in Basic \(Enhanced PCS\)](#) on page 140
- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65
- [Enhanced PCS TX and RX Control Ports](#) on page 96  
This section describes the tx\_control and rx\_control bit encodings for different protocol configurations.
- [Asynchronous Data Transfer](#) on page 137

---


17 For a detailed description of FSR and SSR signals, please go to the *Asynchronous Data Transfer* section.



### 2.4.16 Enhanced PCS Ports

**Figure 35. Enhanced PCS Interfaces**

The labeled inputs and outputs to the PMA and PCS modules represent buses, not individual signals.



Note:  
1. The number of ports reflected may be greater than shown. Refer to the port description table for enhanced PCS, standard PCS, PCS direct, and PCI Express PIPE interface.

In the following tables, the variables represent these parameters:

- $\langle n \rangle$ —The number of lanes
- $\langle d \rangle$ —The serialization factor
- $\langle s \rangle$ — The symbol size
- $\langle p \rangle$ —The number of PLLs

**Table 70. Interlaken Frame Generator, Synchronizer, and CRC32**

Name	Direction	Clock Domain	Description
tx_enh_frame[ $\langle n \rangle - 1 : 0$ ]	Output	tx_clkout	Asserted for 2 or 3 parallel clock cycles to indicate the beginning of a new metaframe.
tx_err_ins	Input	tx_coreclk <sub>n</sub>	For the Interlaken protocol, you can use this bit to insert the synchronous header and CRC32 errors if you have turned on <b>Enable simplified data interface</b> . When asserted, the synchronous header for that cycle word is replaced with a corrupted one. A CRC32 error is also inserted if <b>Enable Interlaken TX CRC-32 generator</b>

*continued...*



Name	Direction	Clock Domain	Description
			<p><b>error insertion</b> is turned on. The corrupted sync header is 2'b00 for a control word, and 2'b11 for a data word. For CRC32 error insertion, the word used for CRC calculation for that cycle is incorrectly inverted, causing an incorrect CRC32 in the Diagnostic Word of the Metaframe.</p> <p>Note that a synchronous header error and a CRC32 error cannot be created for the Framing Control Words because the Frame Control Words are created in the frame generator embedded in TX PCS. Both the synchronous header error and the CRC32 errors are inserted if the CRC-32 error insertion feature is enabled in the Transceiver Native PHY IP Core GUI.</p>
tx_dll_lock	Output	tx_clkout	<p>User should monitor this lock status when the TX Core FIFO is configured in Interlaken or Basic mode of operation.</p> <p>For tx_dll_lock timing diagrams, refer to the <i>Special TX PCS Reset Release Sequence</i> under <i>Resetting Transceiver Channels</i> chapter.</p>
tx_enh_frame_diag_status[2<n>-1:0]	Input	tx_clkout	<p>Drives the lane status message contained in the framing layer diagnostic word (bits[33:32]). This message is inserted into the next diagnostic word generated by the frame generator block. This bus must be held constant for 5 clock cycles before and after the tx_enh_frame pulse. The following encodings are defined:</p> <ul style="list-style-type: none"> <li>• Bit[1]: When 1, indicates the lane is operational. When 0, indicates the lane is not operational.</li> <li>• Bit[0]: When 1, indicates the link is operational. When 0, indicates the link is not operational.</li> </ul>
tx_enh_frame_burst_en[<n>-1:0]	Input	tx_clkout	<p>If <b>Enable frame burst</b> is enabled, this port controls frame generator data reads from the TX FIFO to the frame generator. It is latched once at the beginning of each Metaframe. If the value of tx_enh_frame_burst_en is 0, the frame generator does not read data from the TX FIFO for current Metaframe. Instead, the frame generator inserts SKIP words as the payload of Metaframe. When tx_enh_frame_burst_en is 1, the frame generator reads data from the TX FIFO for the current Metaframe. This port must be held constant for 5 clock cycles before and after the tx_enh_frame pulse.</p>
rx_enh_frame[<n>-1:0]	Output	rx_clkout	<p>When asserted, indicates the beginning of a new received Metaframe. This signal is pulse stretched.</p>
			<b>continued...</b>



Name	Direction	Clock Domain	Description
rx_enh_frame_lock[<n>-1:0]	Output	rx_clkout SSR <sup>18</sup>	When asserted, indicates the Frame Synchronizer state machine has achieved Metaframe delineation. This signal is pulse stretched.
rx_enh_frame_diag_status[2 <n>-1:0]	Output	rx_clkout SSR <sup>18</sup>	Drives the lane status message contained in the framing layer diagnostic word (bits[33:32]). This signal is latched when a valid diagnostic word is received in the end of the Metaframe while the frame is locked. The following encodings are defined: <ul style="list-style-type: none"> <li>• Bit[1]: When 1, indicates the lane is operational. When 0, indicates the lane is not operational.</li> <li>• Bit[0]: When 1, indicates the link is operational. When 0, indicates the link is not operational.</li> </ul>
rx_enh_crc32_err[<n>-1:0]	Output	rx_clkout FSR <sup>18</sup>	When asserted, indicates a CRC error in the current Metaframe. Asserted at the end of current Metaframe. This signal gets asserted for 2 or 3 cycles.

**Table 71. 10GBASE-R BER Checker**

Name	Direction	Clock Domain	Description
rx_enh_highber[<n>-1:0]	Output	rx_clkout SSR <sup>18</sup>	When asserted, indicates a bit error rate that is greater than $10^{-4}$ . For the 10GBASE-R protocol, this BER rate occurs when there are at least 16 errors within 125 $\mu$ s. This signal gets asserted for 2 to 3 clock cycles.
rx_enh_highber_clr_cnt[<n>-1:0]	Input	rx_clkout SSR <sup>18</sup>	When asserted, clears the internal counter that indicates the number of times the BER state machine has entered the BER_BAD_SH state.
rx_enh_clr_errblk_cnt[<n>-1:0] (10GBASE-R and FEC)	Input	rx_clkout SSR <sup>18</sup>	When asserted the error block counter resets to 0. Assertion of this signal clears the internal counter that counts the number of times the RX state machine has entered the RX_E state. In modes where the FEC block is enabled, the assertion of this signal resets the status counters within the RX FEC block.

**Table 72. Block Synchronizer**

Name	Direction	Clock Domain	Description
rx_enh_blk_lock[<n>-1:0]	Output	rx_clkout SSR <sup>18</sup>	When asserted, indicates that block synchronizer has achieved block delineation. This signal is used for 10GBASE-R and Interlaken.

**Table 73. Gearbox**

Name	Direction	Clock Domain	Description
rx_bitslip[<n>-1:0]	Input	rx_clkout SSR <sup>18</sup>	The rx_parallel_data slips 1 bit for every positive edge of the rx_bitslip input. Keep the minimum interval between rx_bitslip pulses to at least 20 cycles. The maximum shift is < pwidth -1 > bits, so that if the PCS is 64 bits wide, you can shift 0-63 bits.
tx_enh_bitslip[<n>-1:0]	Input	rx_clkout SSR <sup>18</sup>	The value of this signal controls the number of bits to slip the tx_parallel_data before passing to the PMA.

<sup>18</sup> For a detailed description of FSR and SSR signals, please go to the *Asynchronous Data Transfer* section.



Table 74. KR-FEC

Name	Direction	Clock Domain	Description
tx_enh_frame[<n>-1:0]	Output	tx_clkout	Asynchronous status flag output of TX KR-FEC that signifies the beginning of generated KR FEC frame
rx_enh_frame[<n>-1:0]	Output	rx_clkout SSR <sup>18</sup>	Asynchronous status flag output of RX KR-FEC that signifies the beginning of received KR FEC frame
rx_enh_frame_diag_status[2<n>-1:0]	Output	rx_clkout SSR <sup>18</sup>	Asynchronous status flag output of RX KR-FEC that indicates the status of the current received frame. <ul style="list-style-type: none"><li>• 00: No error</li><li>• 01: Correctable Error</li><li>• 10: Un-correctable error</li><li>• 11: Reset condition/pre-lock condition</li></ul>

### Related Links

- [ATX PLL IP Core - Parameters, Settings, and Ports](#) on page 225
- [CMU PLL IP Core - Parameters, Settings, and Ports](#) on page 237
- [fPLL IP Core - Parameters, Settings, and Ports](#) on page 231
- [Ports and Parameters](#) on page 364  
You can define parameters for IP cores by using the IP core-specific parameter editor.
- [Transceiver PHY Reset Controller Interfaces](#) on page 288  
This section describes the top-level signals for the Transceiver PHY Reset Controller.
- [Special TX PCS Reset Release Sequence](#) on page 280  
The release of TX PCS reset is handled differently in special cases. To ensure that transmitter channels are ready to transmit, you must properly release the TX PCS reset for these special cases.
- [Enhanced PCS TX and RX Control Ports](#) on page 96  
This section describes the `tx_control` and `rx_control` bit encodings for different protocol configurations.
- [Asynchronous Data Transfer](#) on page 137

#### 2.4.16.1 Enhanced PCS TX and RX Control Ports

This section describes the `tx_control` and `rx_control` bit encodings for different protocol configurations.

When Enable simplified data interface is ON, all of the unused ports shown in the tables below, appear as a separate port. For example: It appears as `unused_tx_control/unused_rx_control` port.





### Enhanced PCS TX Control Port Bit Encodings

**Table 75. Bit Encodings for Interlaken**

Name	Bit	Functionality	Description
tx_control	[1:0]	Synchronous header	The value 2'b01 indicates a data word. The value 2'b10 indicates a control word.
	[2]	Inversion control	A logic low indicates that the built-in disparity generator block in the Enhanced PCS maintains the Interlaken running disparity.
	[7:3]	Unused	
	[8]	Insert synchronous header error or CRC32	You can use this bit to insert synchronous header error or CRC32 errors. The functionality is similar to tx_err_ins. Refer to tx_err_ins signal description in <i>Interlaken Frame Generator, Synchronizer and CRC32</i> table for more details.

**Table 76. Bit Encodings for 10GBASE-R , 10GBASE-R 1588, 10GBASE-R with KR FEC**

Name	Bit	Functionality
tx_control	[0]	XGMII control signal for parallel_data[7:0]
	[1]	XGMII control signal for parallel_data[15:8]
	[2]	XGMII control signal for parallel_data[23:16]
	[3]	XGMII control signal for parallel_data[31:24]
	[4]	XGMII control signal for parallel_data[39:32]
	[5]	XGMII control signal for parallel_data[47:40]
	[6]	XGMII control signal for parallel_data[55:48]
	[7]	XGMII control signal for parallel_data[63:56]
	[8]	Unused

**Table 77. Bit Encodings for Basic (Enhanced PCS) with 66-bit word, Basic with KR FEC, 40GBASE-R with KR FEC**

For Basic (Enhanced PCS) with 66-bit word, Basic with KR FEC, 40GBASE-R with KR FEC, the total word length is 66-bit with 64-bit data and 2-bit synchronous header.

Name	Bit	Functionality	Description
tx_control	[1:0]	Synchronous header	The value 2'b01 indicates a data word. The value 2'b10 indicates a control word.
	[8:2]	Unused	

**Table 78. Bit Encodings for Basic (Enhanced PCS) with 67-bit word**

In this case, the total word length is 67-bit with 64-bit data and 2-bit synchronous header and inversion bit for disparity control.

Name	Bit	Functionality	Description
tx_control	[1:0]	Synchronous header	The value 2'b01 indicates a data word. The value 2'b10 indicates a control word.
	[2]	Inversion control	A logic low indicates that built-in disparity generator block in the Enhanced PCS maintains the running disparity.



**Enhanced PCS RX Control Port Bit Encodings**

**Table 79. Bit Encodings for Interlaken**

Name	Bit	Functionality	Description
rx_control	[1:0]	Synchronous header	The value 2'b01 indicates a data word. The value 2'b10 indicates a control word.
	[2]	Inversion control	A logic low indicates that the built-in disparity generator block in the Enhanced PCS maintains the Interlaken running disparity. In the current implementation, this bit is always tied logic low (1'b0).
	[3]	Payload word location	A logic high (1'b1) indicates the payload word location in a metaframe.
	[4]	Synchronization word location	A logic high (1'b1) indicates the synchronization word location in a metaframe.
	[5]	Scrambler state word location	A logic high (1'b1) indicates the scrambler word location in a metaframe.
	[6]	SKIP word location	A logic high (1'b1) indicates the SKIP word location in a metaframe.
	[7]	Diagnostic word location	A logic high (1'b1) indicates the diagnostic word location in a metaframe.
	[8]	Synchronization header error, metaframe error, or CRC32 error status	A logic high (1'b1) indicates synchronization header error, metaframe error, or CRC32 error status.
	[9]	Block lock and frame lock status	A logic high (1'b1) indicates that block lock and frame lock have been achieved.

**Table 80. Bit Encodings for 10GBASE-R , 10GBASE-R 1588, 10GBASE-R with KR FEC**

Name	Bit	Functionality
rx_control	[0]	XGMII control signal for parallel_data[7:0]
	[1]	XGMII control signal for parallel_data[15:8]
	[2]	XGMII control signal for parallel_data[23:16]
	[3]	XGMII control signal for parallel_data[31:24]
	[4]	XGMII control signal for parallel_data[39:32]
	[5]	XGMII control signal for parallel_data[47:40]
	[6]	XGMII control signal for parallel_data[55:48]
	[7]	XGMII control signal for parallel_data[63:56]
	[9:8]	Unused



**Table 81. Bit Encodings for Basic (Enhanced PCS) with 66-bit word, Basic with KR FEC, 40GBASE-R with KR FEC**

For Basic (Enhanced PCS) with 66-bit word, Basic with KR FEC, 40GBASE-R with KR FEC, the total word length is 66-bit with 64-bit data and 2-bit synchronous header.

Name	Bit	Functionality	Description
rx_control	[1:0]	Synchronous header	The value 2'b01 indicates a data word. The value 2'b10 indicates a control word.
	[7:2]	Unused	
	[9:8]	Synchronous header error status	The value 2'b01 indicates a data word. The value 2'b10 indicates a control word.

**Table 82. Bit Encodings for Basic (Enhanced PCS) with 67-bit word**

In this case, the total word length is 67-bit with 64-bit data and 2-bit synchronous header and inversion bit for disparity control.

Name	Bit	Functionality	Description
rx_control	[1:0]	Synchronous header	The value 2'b01 indicates a data word. The value 2'b10 indicates a control word.
	[2]	Inversion control	A logic low indicates that built-in disparity generator block in the Enhanced PCS maintains the running disparity.


**Related Links**

[Enhanced PCS Ports](#) on page 93

### 2.4.17 Standard PCS Ports

**Figure 36. Transceiver Channel using the Standard PCS Ports**

Standard PCS ports will appear, if either one of the transceiver configuration modes is selected that uses Standard PCS .



Note:  
1. The number of ports reflected may be greater than shown. Refer to the port description table for enhanced PCS, standard PCS, PCS direct, and PCI Express PIPE interface.

In the following tables, the variables represent these parameters:

- $\langle n \rangle$ —The number of lanes
- $\langle w \rangle$ —The width of the interface
- $\langle d \rangle$ —The serialization factor
- $\langle s \rangle$ — The symbol size
- $\langle p \rangle$ —The number of PLLs



**Table 83. Rate Match FIFO**

Name	Direction	Clock Domain	Description
rx_std_rmfifo_full[<n>-1:0]	Output	Asynchronous SSR <sup>19</sup>	Rate match FIFO full flag. When asserted the rate match FIFO is full. You must synchronize this signal. This port is only used for GigE mode.
rx_std_rmfifo_empty[<n>-1:0]	Output	Asynchronous SSR <sup>19</sup>	Rate match FIFO empty flag. When asserted, match FIFO is empty. You must synchronize this signal. This port is only used for GigE mode.
rx_rmfifostatus[<n>-1:0]	Output	Asynchronous	<p>Indicates FIFO status. The following encodings are defined:</p> <ul style="list-style-type: none"> <li>• 2'b00: Normal operation</li> <li>• 2'b01: Deletion, rx_std_rmfifo_full = 1</li> <li>• 2'b10: Insertion, rx_std_rmfifo_empty = 1</li> <li>• 2'b11: Full.</li> </ul> <p>If simplified data interface is disabled, rx_rmfifostatus is a part of rx_parallel_data. For most configurations, rx_rmfifostatus corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.</p>

**Table 84. 8B/10B Encoder and Decoder**

Name	Direction	Clock Domain	Description
tx_dataak	Input	tx_clkout	<p>tx_dataak is exposed if 8B/10B enabled and simplified data interface is set. When 1, indicates that the 8B/10B encoded word of tx_parallel_data is control. When 0, indicates that the 8B/10B encoded word of tx_parallel_data is data.</p> <p>For most configurations with simplified data interface disabled, tx_dataak corresponds to tx_parallel_data[8].</p> <p>For PMA width of 10-bit with double rate transfer mode disabled or PMA width of 20-bit with double rate transfer mode enabled and the Byte Serializer is enabled, tx_dataak corresponds to tx_parallel_data[8] and tx_parallel_data[19].</p> <p>For PMA width of 20-bit with double rate transfer mode is disabled and Byte Serializer enabled, tx_dataak corresponds to tx_parallel_data[8], tx_parallel_data[19], tx_parallel_data[48], and tx_parallel_data[59].</p> <p>If simplified data interface is disabled, rx_rmfifostatus is a part of rx_parallel_data. For most configurations, rx_rmfifostatus[1:0] corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.</p>
tx_forcedisp[<n>(<w>/<s>-1:0]	Input	Asynchronous	<p>tx_forcedisp is only exposed if 8B/10B, 8B/10B disparity control, and simplified data interface has been enabled. This signal allows you to force the disparity of the 8B/10B encoder. When "1", forces the disparity of the output data to the value driven on tx_dispv1. When "0", the current running disparity continues.</p>

*continued...*

19 For a detailed description of FSR and SSR signals, please go to the *Asynchronous Data Transfer* section.



## 2 Implementing the PHY Layer in Stratix 10 H-Tile Transceivers

Name	Direction	Clock Domain	Description
			<p>For most configurations with simplified data interface disabled, tx_forcedisp corresponds to tx_parallel_data[9].</p> <p>For PMA width of 10-bit with double rate transfer mode disabled or PMA width of 20-bit with double rate transfer mode enabled and the Byte Serializer is enabled, tx_forcedisp corresponds to tx_parallel_data[9] and tx_parallel_data[20].</p> <p>For PMA width of 20-bit with double rate transfer mode is disabled and Byte Serializer enabled, tx_forcedisp corresponds to tx_parallel_data[9], tx_parallel_data[20], tx_parallel_data[49], and tx_parallel_data[60].</p> <p>If simplified data interface is disabled, rx_rmifofostatus is a part of rx_parallel_data. For most configurations, rx_rmifofostatus corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.</p>
tx_dispv[<n>(<w>/<s>-1:0]	Input	Asynchronous	<p>tx_dispv is exposed if 8B/10B, 8B/10B disparity control, and simplified data interface has been enabled. Specifies the disparity of the data. When 0, indicates positive disparity, and when 1, indicates negative disparity.</p> <p>For most configurations with simplified data interface disabled, tx_dispv corresponds to tx_parallel_data[10].</p> <p>For PMA width of 10-bit with double rate transfer mode disabled or PMA width of 20-bit with double rate transfer mode enabled and the Byte Serializer is enabled, tx_forcedisp corresponds to tx_parallel_data[10] and tx_parallel_data[21].</p> <p>For PMA width of 20-bit with double rate transfer mode is disabled and Byte Serializer enabled, tx_dispv corresponds to tx_parallel_data[10], tx_parallel_data[21], tx_parallel_data[50], and tx_parallel_data[61].</p> <p>If simplified data interface is disabled, rx_rmifofostatus is a part of rx_parallel_data. For most configurations, rx_rmifofostatus corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.</p>
rx_data[<n>(<w>/<s>-1:0]	Output	rx_clkout	<p>rx_data is exposed if 8B/10B is enabled and simplified data interface is set. When 1, indicates that the 8B/10B decoded word of rx_parallel_data is control. When 0, indicates that the 8B/10B decoded word of rx_parallel_data is data.</p> <p>For most configurations with simplified data interface disabled, rx_data corresponds to rx_parallel_data[8].</p> <p>For PMA width of 10-bit with double rate transfer mode disabled or PMA width of 20-bit with double rate transfer mode enabled and the Byte Serializer is enabled, rx_data corresponds to rx_parallel_data[8] and rx_parallel_data[24].</p>

**continued...**



Name	Direction	Clock Domain	Description
			<p>For PMA width of 20-bit with double rate transfer mode is disabled and Byte Serializer enabled, rx_datak corresponds to rx_parallel_data[8], rx_parallel_data[24], rx_parallel_data[48], and tx_parallel_data[64].</p> <p>If simplified data interface is disabled, rx_rmfifostatus is a part of rx_parallel_data. For most configurations, rx_rmfifostatus corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.</p>
rx_errdetect[<n><w>/<s>-1:0]	Output	Synchronous to the clock driving the read side of the FIFO (rx_coreclk <sub>n</sub> or rx_clkout)	<p>When asserted, indicates a code group violation detected on the received code group. Used along with rx_disperr signal to differentiate between code group violation and disparity errors. The following encodings are defined for rx_errdetect/rx_disperr:</p> <ul style="list-style-type: none"> <li>• 2'b00: no error</li> <li>• 2'b10: code group violation</li> <li>• 2'b11: disparity error.</li> </ul> <p>For most configurations with simplified data interface disabled, rx_errdetect corresponds to rx_parallel_data[9].</p> <p>For PMA width of 10-bit with double rate transfer mode disabled or PMA width of 20-bit with double rate transfer mode enabled and the Byte Deserializer is enabled, rx_errdetect corresponds to rx_parallel_data[9] and rx_parallel_data[25].</p> <p>For PMA width of 20-bit with double rate transfer mode is disabled and Byte Deserializer enabled, rx_errdetect corresponds to rx_parallel_data[9], rx_parallel_data[25], rx_parallel_data[49], and rx_parallel_data[65].</p> <p>If simplified data interface is disabled, rx_rmfifostatus is a part of rx_parallel_data. For most configurations, rx_rmfifostatus corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.</p>
rx_disperr[<n><w>/<s>-1:0]	Output	Synchronous to the clock driving the read side of the FIFO (rx_coreclk <sub>n</sub> or rx_clkout)	<p>When asserted, indicates a disparity error on the received code group.</p> <p>For most configurations with simplified data interface disabled, rx_disperr corresponds to rx_parallel_data[11].</p> <p>For PMA width of 10-bit with double rate transfer mode disabled or PMA width of 20-bit with double rate transfer mode enabled and the Byte Deserializer is enabled, rx_disperr corresponds to rx_parallel_data[11] and rx_parallel_data[27].</p> <p>For PMA width of 20-bit with double rate transfer mode is disabled and Byte Deserializer enabled, rx_disperr corresponds to rx_parallel_data[11], rx_parallel_data[27], rx_parallel_data[51], and rx_parallel_data[67].</p> <p>If simplified data interface is disabled, rx_rmfifostatus is a part of rx_parallel_data. For most configurations, rx_rmfifostatus corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver</i></p>

continued...



Name	Direction	Clock Domain	Description
			<i>PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.
rx_runningdisp[<n><w>/<s>-1:0]	Output	Synchronous to the clock driving the read side of the FIFO (rx_coreclk_i n or rx_clkout)	<p>When high, indicates that rx_parallel_data was received with negative disparity. When low, indicates that rx_parallel_data was received with positive disparity.</p> <p>For most configurations with simplified data interface disabled, rx_runningdisp corresponds to rx_parallel_data[15].</p> <p>For PMA width of 10-bit with double rate transfer mode disabled or PMA width of 20-bit with double rate transfer mode enabled and the Byte Deserializer is enabled, rx_runningdisp corresponds to rx_parallel_data[15] and rx_parallel_data[31].</p> <p>For PMA width of 20-bit with double rate transfer mode is disabled and Byte Deserializer enabled, rx_runningdisp corresponds to rx_parallel_data[15], rx_parallel_data[31], rx_parallel_data[55], and rx_parallel_data[71].</p> <p>If simplified data interface is disabled, rx_rmfifo_status is a part of rx_parallel_data. For most configurations, rx_rmfifo_status corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.</p>
rx_patterndetect[<n><w>/<s>-1:0]	Output	Asynchronous	<p>When asserted, indicates that the programmed word alignment pattern has been detected in the current word boundary.</p> <p>For most configurations with simplified data interface disabled, rx_patterndetect corresponds to rx_parallel_data[12].</p> <p>For PMA width of 10-bit with double rate transfer mode disabled or PMA width of 20-bit with double rate transfer mode enabled and the Byte Deserializer is enabled, rx_patterndetect corresponds to rx_parallel_data[12] and rx_parallel_data[28].</p> <p>For PMA width of 20-bit with double rate transfer mode is disabled and Byte Deserializer enabled, rx_patterndetect corresponds to rx_parallel_data[12], rx_parallel_data[28], rx_parallel_data[52], and rx_parallel_data[68].</p> <p>If simplified data interface is disabled, rx_rmfifo_status is a part of rx_parallel_data. For most configurations, rx_rmfifo_status corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.</p>
rx_syncstatus[<n><w>/<s>-1:0]	Output	Asynchronous	<p>When asserted, indicates that the conditions required for synchronization are being met.</p> <p>For most configurations with simplified data interface disabled, rx_syncstatus corresponds to rx_parallel_data[10].</p>





Name	Direction	Clock Domain	Description
			<p>For PMA width of 10-bit with double rate transfer mode disabled or PMA width of 20-bit with double rate transfer mode enabled and the Byte Deserializer is enabled, rx_syncstatus corresponds to rx_parallel_data[10] and rx_parallel_data[26].</p> <p>For PMA width of 20-bit with double rate transfer mode is disabled and Byte Deserializer enabled, rx_syncstatus corresponds to rx_parallel_data[10], rx_parallel_data[26], rx_parallel_data[50], and rx_parallel_data[66].</p> <p>If simplified data interface is disabled, rx_rmfifostatus is a part of rx_parallel_data. For most configurations, rx_rmfifostatus corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.</p>

**Table 85. Word Aligner and Bitlip**

Name	Direction	Clock Domain	Description
tx_std_bitslipboundary sel[5 <n>-1:0]	Input	Asynchronous SSR <sup>19</sup>	Bitslip boundary selection signal. Specifies the number of bits that the TX bit slipper must slip.
rx_std_bitslipboundary sel[5 <n>-1:0]	Output	Synchronous to rx_clkout	This port is used in deterministic latency word aligner mode. It reports the number of bits that the RX block slipped to achieve deterministic latency.
rx_std_wa_patternalign n[<n>-1:0]	Input	Asynchronous SSR <sup>19</sup>	<p>Active when you place the word aligner in manual mode. In manual mode, you align words by asserting rx_std_wa_patternalign. When the PCS-PMA Interface width is 10 bits, rx_std_wa_patternalign is level sensitive. For all the other PCS-PMA Interface widths, rx_std_wa_patternalign is positive edge sensitive.</p> <p>You can use this port only when the word aligner is configured in manual or deterministic latency mode.</p> <p>When the word aligner is in manual mode, and the PCS-PMA interface width is 10 bits, this is a level sensitive signal. In this case, the word aligner monitors the input data for the word alignment pattern, and updates the word boundary when it finds the alignment pattern.</p> <p>For all other PCS-PMA interface widths, this signal is edge sensitive. This signal is internally synchronized inside the PCS using the PCS parallel clock and should be asserted for at least 2 clock cycles to allow synchronization.</p>
rx_std_wa_ala2size[<n>-1:0]	Input	Asynchronous SSR <sup>19</sup>	<p>Used for the SONET protocol. Assert when the A1 and A2 framing bytes must be detected. A1 and A2 are SONET framing alignment overhead bytes and are only used when the PMA data width is 8 or 16 bits.</p> <p>If simplified data interface is disabled, rx_rmfifostatus is a part of rx_parallel_data. For most configurations, rx_rmfifostatus corresponds to rx_parallel_data[14:13]. Refer to section <i>Transceiver PHY PCS-to-Core Interface Port Mapping</i> to identify the port mappings to rx_parallel_data for your specific transceiver configurations.</p>
rx_bitslip[<n>-1:0]	Input	Asynchronous SSR <sup>19</sup>	Used when word aligner mode is bitslip mode. When the Word Aligner is in either Manual (FPGA Fabric width controlled), Synchronous State Machine or Deterministic Latency, the rx_bitslip signal is not valid and should

*continued...*



Name	Direction	Clock Domain	Description
			be tied to 0. For every rising edge of the rx_std_bitslip signal, the word boundary is shifted by 1 bit. Each bitslip removes the earliest received bit from the received data.

**Table 86. Bit Reversal and Polarity Inversion**

Name	Direction	Clock Domain	Description
rx_std_bytereve_ena[<n>-1:0]	Input	Asynchronous SSR <sup>19</sup>	This control signal is available when the PMA width is 16 or 20 bits. When asserted, enables byte reversal on the RX interface. Used if the MSB and LSB of the transmitted data are erroneously swapped.
rx_std_bitrev_ena[<n>-1:0]	Input	Asynchronous SSR <sup>19</sup>	When asserted, enables bit reversal on the RX interface. Bit order may be reversed if external transmission circuitry transmits the most significant bit first. When enabled, the receive circuitry receives all words in the reverse order. The bit reversal circuitry operates on the output of the word aligner.
tx_polinv[<n>-1:0]	Input	Asynchronous SSR <sup>19</sup>	When asserted, the TX polarity bit is inverted. Only active when TX bit polarity inversion is enabled.
rx_polinv[<n>-1:0]	Input	Asynchronous SSR <sup>19</sup>	When asserted, the RX polarity bit is inverted. Only active when RX bit polarity inversion is enabled.

**Related Links**


- [ATX PLL IP Core - Parameters, Settings, and Ports](#) on page 225
- [fPLL IP Core - Parameters, Settings, and Ports](#) on page 231
- [CMU PLL IP Core - Parameters, Settings, and Ports](#) on page 237
- [Ports and Parameters](#) on page 364  
You can define parameters for IP cores by using the IP core-specific parameter editor.
- [Transceiver PHY Reset Controller Interfaces](#) on page 288  
This section describes the top-level signals for the Transceiver PHY Reset Controller.
- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65
- [Asynchronous Data Transfer](#) on page 137

**2.4.18 IP Core File Locations**

When you generate your Transceiver Native PHY IP, the Quartus Prime Pro – Stratix 10 Edition Beta software generates the HDL files that define your instance of the IP. In addition, the Quartus Prime Pro Edition software generates an example Tcl script to compile and simulate your design in the ModelSim simulator. It also generates simulation scripts for Synopsys VCS, Aldec Active-HDL, Aldec Riviera-Pro, and Cadence Incisive Enterprise.



Figure 37. Directory Structure for Generated Files



The following table describes the directories and the most important files for the parameterized Transceiver Native PHY IP core and the simulation environment. These files are in clear text.




Table 87. Transceiver Native PHY Files and Directories

File Name	Description
<project_dir>	The top-level project directory.
<your_ip_name> .v or .vhd	The top-level design file.
<your_ip_name> .qip	A list of all files necessary for Quartus Prime compilation.
<your_ip_name> .bsf	A Block Symbol File (.bsf) for your Transceiver Native PHY instance.
<project_dir>/<your_ip_name>/	The directory that stores the HDL files that define the Transceiver Native PHY IP.
<project_dir>/sim	The simulation directory.
<project_dir>/sim/aldec	Simulation files for Riviera-PRO simulation tools.
<project_dir>/sim/cadence	Simulation files for Cadence simulation tools.
<project_dir>/sim/mentor	Simulation files for Mentor simulation tools.
<project_dir>/sim/synopsys	Simulation files for Synopsys simulation tools.
<project_dir>/synth	The directory that stores files used for synthesis.

The Verilog and VHDL Transceiver Native PHY IP cores have been tested with the following simulators:

- ModelSim SE
- Synopsys VCS MX
- Cadence NCSim

If you select VHDL for your transceiver PHY, only the wrapper generated by the Quartus Prime Pro – Stratix 10 Edition Beta is in VHDL. All the underlying files are written in Verilog or SystemVerilog. To enable simulation using a VHDL-only ModelSim license, the underlying Verilog and SystemVerilog files for the Transceiver Native PHY IP are encrypted so that they can be used with the top-level VHDL wrapper without using a mixed-language simulator.

For more information about simulating with ModelSim, refer to the *Mentor Graphics ModelSim Support* chapter in volume 3 of the *Quartus Prime Handbook*.

The Transceiver Native PHY IP cores do not support the NativeLink feature in the Quartus Prime Pro Edition software.

#### Related Links

- [Simulating the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 207  
Use simulation to verify the Native PHY transceiver functionality. The Quartus Prime Pro Edition software supports register transfer level (RTL) and gate-level simulation in both ModelSim®Intel and third-party simulators. You run simulations using your Quartus Prime project files.
- [Mentor Graphics ModelSim Support](#)

## 2.5 Using the Stratix 10 H-Tile Transceiver Native PHY IP Core

This section describes the use of the Intel-provided Transceiver Native PHY IP core. This Native PHY IP core is the primary design entry tool and provides direct access to Stratix 10 transceiver PHY features.



Use the Native PHY IP core to configure the transceiver PHY for your protocol implementation. To instantiate the IP, select the Stratix 10 device family, click **Tools** ► **IP Catalog** to select your IP core variation. Use the **Parameter Editor** to specify the IP parameters and configure the PHY IP for your protocol implementation. To quickly configure the PHY IP, select a preset that matches your protocol configuration as a starting point. Presets are PHY IP configuration settings for various protocols that are stored in the IP **Parameter Editor**. Presets are explained in detail in the *Presets* section below.

You can also configure the PHY IP by selecting an appropriate **Transceiver Configuration Rule**. The transceiver configuration rules check the valid combinations of the PCS and PMA blocks in the transceiver PHY layer, and report errors or warnings for any invalid settings.

Use the Native PHY IP core to instantiate one of the following PCS options:

- Standard PCS
- Enhanced PCS
- PCIe Gen3 PCS
- PCS Direct

Based on the Transceiver Configuration Rule that you select, the PHY IP core selects the appropriate PCS. Refer to the *How to Place Channels for PIPE Configuration* section or the PCIe solutions guides on restrictions on placement of transceiver channels next to active banks with PCI Express interfaces that are Gen3 capable.

After you configure the PHY IP core in the **Parameter Editor**, click **Generate HDL** to generate the IP instance. The top level file generated with the IP instance includes all the available ports for your configuration. Use these ports to connect the PHY IP core to the PLL IP core, the reset controller IP core, and to other IP cores in your design.

**Figure 38. Native PHY IP Core Ports and Functional Blocks**





Figure 39. Native PHY IP Core Parameter Editor



**Note:** Although the Quartus Prime Pro Edition software provides legality checks, the supported FPGA fabric to PCS interface widths and the supported data rates are pending characterization.

**Related Links**

- [General and Datapath Parameters](#) on page 42  
You can customize your instance of the Native PHY IP core by specifying parameter values. In the **Parameter Editor**, the parameters are organized in the following sections for each functional block and feature:
- [How to Place Channels for PIPE Configurations](#) on page 187

**2.5.1 PCS Functions**

**2.5.1.1 Receiver Word Alignment**

**2.5.1.1.1 Word Alignment Using the Standard PCS**

To achieve receiver word alignment, use the word aligner of the Standard PCS in one of the following modes:

- RX data bit slip
- Manual mode
- Synchronous State Machine
- Deterministic Latency Mode
- Word alignment in GbE Mode


**RX Bit Slip**

To use the RX bit slip, select **Enable rx\_bitslip port** and set the word aligner mode to **bit slip**. This adds `rx_bitslip` as an input control port. An active high edge on `rx_bitslip` slips one bit at a time. When `rx_bitslip` is toggled, the word aligner slips one bit at a time on every active high edge. Assert the `rx_bitslip` signal for at least two parallel clock cycles to allow synchronization. You can verify this feature by monitoring `rx_parallel_data`.




The RX bit slip feature is optional and may or may not be enabled.


**Figure 40. RX Bit Slip in 8-bit Mode**




**Figure 41. RX Bit Slip in 10-bit Mode**



**Figure 42. RX Bit Slip in 16-bit Mode**



**Figure 43. RX Bit Slip in 20-bit Mode**



Refer to the *Word Aligner Bit Slip Mode* section for more information.

**Related Links**

[Word Aligner Bit Slip Mode](#) on page 326

**Word Aligner Manual Mode**

To use this mode:

1. Set the **RX word aligner mode** to **Manual (FPGA Fabric controlled)**.
2. Set the **RX word aligner pattern length** option according to the PCS-PMA interface width.
3. Enter a hexadecimal value in the **RX word aligner pattern (hex)** field.

This mode adds rx\_patterndetect and rx\_syncstatus. You can select the **Enable rx\_std\_wa\_patternalign port** option to enable rx\_std\_wa\_patternalign. An active high on rx\_std\_wa\_patternalign re-aligns the word aligner one time.




Note:

- `rx_patterndetect` is asserted whenever there is a pattern match.
- `rx_syncstatus` is asserted after the word aligner achieves synchronization.
- `rx_std_wa_patternalign` is asserted to re-align and resynchronize.
- If there is more than one channel in the design, `rx_patterndetect`, `rx_syncstatus` and `rx_std_wa_patternalign` become buses in which each bit corresponds to one channel.

You can verify this feature by monitoring `rx_parallel_data`.

The following timing diagrams demonstrate how to use the ports and show the relationship between the various control and status signals. In the top waveform, `rx_parallel_data` is initially misaligned. After asserting the `rx_std_wa_patternalign` signal, it becomes aligned. The bottom waveform shows the behavior of the `rx_syncstatus` signal when `rx_parallel_data` is already aligned.

**Figure 44. Manual Mode when the PCS-PMA Interface Width is 8 Bits**




In manual alignment mode, the word alignment operation is manually controlled with the `rx_std_wa_patternalign` input signal or the `rx_enapatternalign` register. The word aligner operation is level-sensitive to `rx_enapatternalign`. The word aligner asserts the `rx_syncstatus` signal for one parallel clock cycle whenever it re-aligns to the new word boundary.







**Figure 45. Manual Mode when the PCS-PMA Interface Width is 10 Bits**



**Figure 46. Manual Mode when the PCS-PMA Interface Width is 16 Bits**



**Figure 47. Manual Mode when the PCS-PMA Interface Width is 20 Bits**



Refer to the *Word Aligner Manual Mode* section for more information.

**Related Links**

[Word Aligner Manual Mode](#) on page 326



### Word Aligner Synchronous State Machine Mode

To use this mode:

- Select the **Enable TX 8B/10B encoder** option.
- Select the **Enable RX 8B/10B decoder** option.

The 8B/10B encoder and decoder add the following additional ports:

- tx\_dataak
- rx\_dataak
- rx\_errdetect
- rx\_disperr
- rx\_runningdisp

1. Set the **RX word aligner mode** to **synchronous state machine**.
2. Set the **RX word aligner pattern length** option according to the PCS-PMA interface width.
3. Enter a hexadecimal value in the **RX word aligner pattern (hex)** field.


The RX word aligner pattern is the 8B/10B encoded version of the data pattern. You can also specify the number of word alignment patterns to achieve synchronization, the number of invalid data words to lose synchronization, and the number of valid data words to decrement error count. This mode adds two additional ports: rx\_patterndetect and rx\_syncstatus.

Note:

- rx\_patterndetect is asserted whenever there is a pattern match.
- rx\_syncstatus is asserted after the word aligner achieves synchronization.
- rx\_std\_wa\_patternalign is asserted to re-align and re-synchronize.
- If there is more than one channel in the design, tx\_dataak, rx\_dataak, rx\_errdetect, rx\_disperr, rx\_runningdisp, rx\_patterndetect, and rx\_syncstatus become buses in which each bit corresponds to one channel.

You can verify this feature by monitoring rx\_parallel\_data.

**Figure 48. Synchronization State Machine Mode when the PCS-PMA Interface Width is 20 Bits**



Refer to the *Word Aligner Synchronous State Machine Mode* section for more information.



### Related Links

[Word Aligner Synchronous State Machine Mode](#) on page 327

### Deterministic Latency Mode

Timing diagrams for this mode will be available in a future release of this document. For more information, refer to the following sections:

- *Word Aligner Deterministic Latency Mode*
- *Deterministic Latency Use Model*

### Related Links

- [Word Aligner Deterministic Latency Mode](#) on page 327
- [Deterministic Latency Use Model](#) on page 141

### Word Alignment in GbE Mode

The word aligner for the GbE and GbE with IEEE 1588v2 protocols is configured in automatic synchronization state machine mode.

The Quartus Prime Pro – Stratix 10 Edition Beta software automatically configures the synchronization state machine to indicate synchronization when the receiver receives three consecutive synchronization ordered sets. A synchronization ordered set is a /K28.5/ code group followed by an odd number of valid /Dx.y/ code groups. The fastest way for the receiver to achieve synchronization is to receive three continuous {/K28.5/, /Dx.y/} ordered sets.


The Native PHY IP core signals receiver synchronization status on the `rx_syncstatus` port of each channel. A high on the `rx_syncstatus` port indicates that the lane is synchronized; a low on the `rx_syncstatus` port indicates that the lane has fallen out of synchronization. The receiver loses synchronization when it detects three invalid code groups separated by less than three valid code groups or when it is reset.

**Table 88. Synchronization State Machine Parameter Settings for GbE**

Synchronization State Machine Parameter	Setting
Number of word alignment patterns to achieve sync	3
Number of invalid data words to lose sync	3
Number of valid data words to decrement error count	3

The following figure shows `rx_syncstatus` high when three consecutive ordered sets are sent through `rx_parallel_data`.

**Figure 49. rx\_syncstatus High**




### 2.5.1.1.2 Word Alignment Using the Enhanced PCS

Use the block synchronizer of the Enhanced PCS to achieve word boundary for protocols such as 10GBase-R, 40G/100G Ethernet, and so on.


**Figure 50. High BER**

This figure shows the rx\_enh\_highber status signal going high when there are errors on the rx\_parallel\_data output.



**Figure 51. Block Lock Assertion**

This figure shows the assertion on rx\_enh\_blk\_lock signal when the Receiver detects the block delineation.



Refer to the *Block Synchronizer* section for more information.

Use the gearbox in the PCIe Gen3 PCS for 128B/130B as required by the PIPE Gen3 applications. Refer to the *Gearbox* section for more information.

#### Related Links

- [Block Synchronizer](#) on page 313



- [Gearbox](#) on page 157

## 2.5.1.2 Receiver Clock Compensation

### 2.5.1.2.1 Clock Compensation Using the Standard PCS

Use the Rate Match FIFO of the Standard PCS in one of the following modes, to compensate for clock differences between the RX PCS and the FPGA fabric:

- Rate Match FIFO in Basic (single width) mode
- Rate Match FIFO in Basic (double width) mode
- Rate Match FIFO in GbE mode
- Clock compensation for PIPE

#### Rate Match FIFO in Basic (Single Width) Mode

Only the rate match FIFO operation is covered in these steps.

1. Select **basic (single width)** in the **RX rate match FIFO mode** list.
2. Enter values for the following parameters.

Parameter	Value	Description
<b>RX rate match insert/delete +ve pattern (hex)</b>	20 bits of data specified as a hexadecimal string	The first 10 bits correspond to the skip pattern and the last 10 bits correspond to the control pattern. The skip pattern must have neutral disparity.
<b>RX rate match insert/delete -ve pattern (hex)</b>	20 bits of data specified as a hexadecimal string	The first 10 bits correspond to the skip pattern and the last 10 bits correspond to the control pattern. The skip pattern must have neutral disparity.


**ve** (voltage encodes) are NRZ\_L conditions where +ve encodes 0 and -ve encodes 1. **ve** is a running disparity (+/-RD) specifically used with the rate matcher. Depending on the ppm difference (which is defined by protocol) between the recovered clock and the local clock, the rate matcher adds or deletes a maximum of four skip patterns (neutral disparity). The net neutrality is conserved even after the skip word insertion or deletion because the control words alternate between positive and negative disparity.

In the following figure, the first skip cluster has a /K28.5/ control pattern followed by two /K28.0/ skip patterns. The second skip cluster has a /K28.5/ control pattern followed by four /K28.0/ skip patterns. The rate match FIFO deletes only one /K28.0/ skip pattern from the first skip cluster to maintain at least one skip pattern in the cluster after deletion. Two /K28.0/ skip patterns are deleted from the second cluster for a total of three skip patterns deletion requirement.

The rate match FIFO can insert a maximum of four skip patterns in a cluster, if there are no more than five skip patterns in the cluster after insertion.




**Figure 52. Rate Match FIFO Deletion with Three Skip Patterns Required for Deletion**



Note: /K28.5/ is the control pattern and /K28.0/ is the skip pattern


In the following figure, /K28.5/ is the control pattern and neutral disparity /K28.0/ is the skip pattern. The first skip cluster has a /K28.5/ control pattern followed by three /K28.0/ skip patterns. The second skip cluster has a /K28.5/ control pattern followed by two /K28.0/ skip patterns. The rate match FIFO inserts only two /K28.0/ skip patterns into the first skip cluster to maintain a maximum of five skip patterns in the cluster after insertion. One /K28.0/ skip pattern is inserted into the second cluster for a total of three skip patterns to meet the insertion requirement.

**Figure 53. Rate Match FIFO Insertion with Three Skip Patterns Required for Insertion**




The following figure shows the deletion of **D5** when the upstream transmitter reference clock frequency is greater than the local receiver reference clock frequency. It asserts `rx_std_rmfifo_full` for one parallel clock cycle while the deletion takes place.

**Figure 54. Rate Match FIFO Becoming Full After Receiving D5**



The following figure shows the insertion of skip symbols when the local receiver reference clock frequency is greater than the upstream transmitter reference clock frequency. It asserts `rx_std_rmfifo_empty` for one parallel clock cycle while the insertion takes place.

**Figure 55. Rate Match FIFO Becoming Empty After Receiving D3**





### Rate Match FIFO Basic (Double Width) Mode

1. Select **basic (double width)** in the **RX rate match FIFO mode** list.
2. Enter values for the following parameters.

Parameter	Value	Description
<b>RX rate match insert/delete +ve pattern (hex)</b>	20 bits of data specified as a hexadecimal string	The first 10 bits correspond to the skip pattern and the last 10 bits correspond to the control pattern. The skip pattern must have neutral disparity.
<b>RX rate match insert/delete -ve pattern (hex)</b>	20 bits of data specified as a hexadecimal string	The first 10 bits correspond to the skip pattern and the last 10 bits correspond to the control pattern. The skip pattern must have neutral disparity.


The rate match FIFO can delete as many pairs of skip patterns from a cluster as necessary to avoid the rate match FIFO from overflowing. The rate match FIFO can delete a pair of skip patterns only if the two 10-bit skip patterns appear in the same clock cycle on the LSByte and MSByte of the 20-bit word. If the two skip patterns appear straddled on the MSByte of a clock cycle and the LSByte of the next clock cycle, the rate match FIFO cannot delete the pair of skip patterns.

In the following figure, the first skip cluster has a /K28.5/ control pattern in the LSByte and /K28.0/ skip pattern in the MSByte of a clock cycle followed by one /K28.0/ skip pattern in the LSByte of the next clock cycle. The rate match FIFO cannot delete the two skip patterns in this skip cluster because they do not appear in the same clock cycle. The second skip cluster has a /K28.5/ control pattern in the MSByte of a clock cycle followed by two pairs of /K28.0/ skip patterns in the next two cycles. The rate match FIFO deletes both pairs of /K28.0/ skip patterns (for a total of four skip patterns deleted) from the second skip cluster to meet the three skip pattern deletion requirement.

The rate match FIFO can insert as many pairs of skip patterns into a cluster necessary to avoid the rate match FIFO from under running. The 10-bit skip pattern can appear on the MSByte, the LSByte, or both, of the 20-bit word.

**Figure 56. Rate Match FIFO Deletion with Four Skip Patterns Required for Deletion**


/K28.5/ is the control pattern and neutral disparity /K28.0/ is the skip pattern.



In the following figure, /K28.5/ is the control pattern and neutral disparity /K28.0/ is the skip pattern. The first skip cluster has a /K28.5/ control pattern in the LSByte and /K28.0/ skip pattern in the MSByte of a clock cycle. The rate match FIFO inserts pairs of skip patterns in this skip cluster to meet the three skip pattern insertion requirement.




**Figure 57. Rate Match FIFO Insertion with Four Skip Patterns Required for Insertion**




The following figure shows the deletion of the 20-bit word D7D8.

**Figure 58. Rate Match FIFO Becoming Full After Receiving the 20-Bit Word D5D6**



The following figure shows the insertion of two skip symbols.

**Figure 59. Rate Match FIFO Becoming Empty After Reading out the 20-Bit Word D5D6**



**Rate Match FIFO for GbE**

The rate match FIFO compensates frequency Part-Per-Million (ppm) differences between the upstream transmitter and the local receiver reference clock up to 125 MHz ± 100 ppm difference.

*Note:* 200 ppm total is only true if calculated as (125 MHz + 100 ppm) - (125 MHz - 100 ppm) = 200 ppm. By contrast, (125 MHz + 0 ppm) - (125 MHz - 200 ppm) is out of specification.






The GbE protocol requires the transmitter to send Idle ordered sets /I1/ (/K28.5/ D5.6/) and /I2/ (/K28.5/D16.2/) during inter-packet gaps (IPG) adhering to the rules listed in the IEEE 802.3-2008 specification.

The rate match operation begins after the synchronization state machine in the word aligner indicates synchronization is acquired by driving the `rx_syncstatus` signal high. The rate matcher deletes or inserts both symbols /K28.5/ and /D16.2/ of the /I2/ ordered sets as a pair in the operation to prevent the rate match FIFO from overflowing or underflowing. The rate match operation can insert or delete as many /I2/ ordered sets as necessary.


The following figure shows a rate match deletion operation example where three symbols must be deleted. Because the rate match FIFO can only delete /I2/ ordered sets, it deletes two /I2/ ordered sets (four symbols deleted).

**Figure 60. Rate Match FIFO Deletion**



The following figure shows an example of rate match FIFO insertion in the case where one symbol must be inserted. Because the rate match FIFO can only insert /I2/ ordered sets, it inserts one /I2/ ordered set (two symbols inserted).


**Figure 61. Rate Match FIFO Insertion**



`rx_std_rmfifo_full` and `rx_std_rmfifo_empty` are forwarded to the FPGA fabric to indicate rate match FIFO full and empty conditions.


The rate match FIFO does not delete code groups to overcome a FIFO full condition. It asserts the `rx_std_rmfifo_full` flag for at least two recovered clock cycles to indicate rate match FIFO full. The following figure shows the rate match FIFO full condition when the write pointer is faster than the read pointer.

**Figure 62. Rate Match FIFO Full Condition**



The rate match FIFO does not insert code groups to overcome the FIFO empty condition. It asserts the *rx\_std\_rmfifo\_empty* flag for at least two recovered clock cycles to indicate that the rate match FIFO is empty. The following figure shows the rate match FIFO empty condition when the read pointer is faster than the write pointer.

**Figure 63. Rate Match FIFO Empty Condition**



In the case of rate match FIFO full and empty conditions, you must assert the *rx\_digitalreset* signal to reset the receiver PCS blocks.

### Clock Compensation for PIPE

Refer to the *Gen1 and Gen2 Clock Compensation* and *Gen3 Clock Compensation* sections for more information.

#### Related Links

- [Gen1 and Gen2 Clock Compensation](#) on page 151
- [Gen3 Clock Compensation](#) on page 156


### 2.5.1.2.2 Clock Compensation Using the Enhanced PCS

For protocols such as 10GBASE-R, 40G/100G Ethernet, and so on, use the RX Core FIFO of the Enhanced PCS in 10GBASE-R Mode.




**Figure 64. IDLE Word Insertion**

This figure shows the insertion of IDLE words in the receiver data stream.




**Figure 65. IDLE Word Deletion**

This figure shows the deletion of IDLE words from the receiver data stream.



**Figure 66. OS Word Deletion**

This figure shows the deletion of Ordered set word in the receiver data stream.



Refer to the *10GBASE-R Mode* section for more information.

**Related Links**

[10GBASE-R Mode](#) on page 318

**2.5.1.3 Encoding/Decoding**

Use the 8B/10B encoder/decoder of the Standard PCS for protocols that require this encoding.

Similarly, use the 64B/66B encoder/decoder of the Enhanced PCS for protocols such as 10GBASE-R, 40G/100G Ethernet, and so on.

Refer to the *8B/10B Encoder Control Code Encoding*, *8B/10B Encoder Reset Condition*, and *8B/10B Encoder Idle Character Replacement Feature* sections for more information about the 8B/10B encoder.

Refer to the *8B/10B Decoder Control Code Encoding* section for more information about about the 8B/10B decoder.

**Related Links**

- [8B/10B Encoder Control Code Encoding](#) on page 323
- [8B/10B Encoder Reset Condition](#) on page 324
- [8B/10B Encoder Idle Character Replacement Feature](#) on page 324
- [8B/10B Decoder Control Code Encoding](#) on page 332



### 2.5.1.3.1 8B/10B Encoder and Decoder

To enable the 8B/10B Encoder and the 8B/10B Decoder, select the **Enable TX 8B/10B Encoder** and **Enable RX 8B/10B Decoder** options on the **Standard PCS** tab in the IP Editor. Qsys allows implementing the 8B/10B decoder in **RX-only** mode.

The following ports are added:

- tx\_datak
- rx\_datak
- rx\_runningdisp
- rx\_disperr
- rx\_errdetect

rx\_datak and tx\_datak indicate whether the parallel data is a control word or a data word. The incoming 8-bit data (tx\_parallel\_data) and the control identifier (tx\_datak) are converted into a 10-bit data. After a power on reset, the 8B/10B encoder takes the 10-bit data from the RD- column. Next, the encoder chooses the 10-bit data from the RD+ column to maintain neutral disparity. The running disparity is shown by rx\_runningdisp.

### 2.5.1.3.2 8B/10B Encoding for GbE, GbE with IEEE 1588v2

The 8B/10B encoder clocks 8-bit data and 1-bit control identifiers from the transmitter phase compensation FIFO and generates 10-bit encoded data. The 10-bit encoded data is sent to the PMA.


The IEEE 802.3 specification requires GbE to transmit Idle ordered sets (/I/) continuously and repetitively whenever the gigabit media-independent interface (GMII) is Idle. This transmission ensures that the receiver maintains bit and word synchronization whenever there is no active data to be transmitted.

For the GbE protocol, the transmitter replaces any /Dx.y/ following a /K28.5/ comma with either a /D5.6/ (/I1/ ordered set) or a /D16.2/ (/I2/ ordered set), depending on the current running disparity. The exception is when the data following the /K28.5/ is /D21.5/ (/C1/ ordered set) or /D2.2/ (/C2/) ordered set. If the running disparity before the /K28.5/ is positive, an /I1/ ordered set is generated. If the running disparity is negative, a /I2/ ordered set is generated. The disparity at the end of a /I1/ is the opposite of that at the beginning of the /I1/. The disparity at the end of a /I2/ is the same as the beginning running disparity immediately preceding transmission of the Idle code. This sequence ensures a negative running disparity at the end of an Idle ordered set. A /Kx.y/ following a /K28.5/ does not get replaced.

**Note:** /D14.3/, /D24.0/, and /D15.8/ are replaced by /D5.6/ or /D16.2/ (for I1 and I2 ordered sets). D21.5 (/C1/) is not replaced.



**Figure 67. Idle Ordered-Set Generation Example**




**Reset Condition for 8B/10B Encoder in GbE, GbE with IEEE 1588v2**

After deassertion of `tx_digitalreset`, the transmitters automatically transmit at least three /K28.5/ comma code groups before transmitting user data on the `tx_parallel_data` port. This transmission could affect the synchronization state machine behavior at the receiver.

Depending on when you start transmitting the synchronization sequence, there could be an even or odd number of /Dx.y/ code groups transmitted between the last of the three automatically sent /K28.5/ code groups and the first /K28.5/ code group of the synchronization sequence. If there is an even number of /Dx.y/ code groups received between these two /K28.5/ code groups, the first /K28.5/ code group of the synchronization sequence begins at an odd code group boundary. The synchronization state machine treats this as an error condition and goes into the loss of synchronization state.

**Figure 68. Reset Condition**



**2.5.1.3.3 KR-FEC Functionality for 64B/66B Based Protocols**

You can use the KR-FEC block in the Enhanced PCS for both 10Gbase-KR/Ethernet and custom protocol implementation, as long as the protocol is 64B/66B based. This block is designed according to *IEEE802.3 Clause 74*, and can be used up to the maximum datarate of the transceiver channel.

For example, you can implement the Superlite II V2 protocol running four bonded lanes at 16 Gbps across a lossy backplane (close to 30 dB of IL at 8 GHz), and use the KR-FEC block in addition to RX equalization, to further reduce BER. Note that you will incur additional latency that inherently occurs when using FEC. For the KR-FEC implementation mentioned in the example above, the latency is approximately an additional 40 parallel clock cycles for the full TX and RX path). The latency numbers



depend on the actual line rate and other PCS blocks used for the protocol implementation. Refer to the Altera Wiki for more information about high speed transceiver demo designs.

**Note:** The material in the Altera Wiki is provided AS-IS and is not supported by Altera Corporation or Intel.

Refer to the *KR FEC Blocks* and *RX KR FEC Blocks* sections for more information about the KR-FEC blocks.

Refer to the *64B/66B Encoder and Transmitter State Machine (TX SM)* and *64B/66B Decoder and Receiver State Machine (RX SM)* sections for more information about the 64B/66B encoder and decoder.

#### Related Links

- [KR FEC Blocks](#) on page 311
- [RX KR FEC Blocks](#) on page 319
- [64B/66B Encoder and Transmitter State Machine \(TX SM\)](#) on page 307
- [64B/66B Decoder and Receiver State Machine \(RX SM\)](#) on page 314
- [Altera Wiki](#)

### 2.5.1.4 Running Disparity Control and Check

This is a function of the 8B/10B encoder block of the Standard PCS.

#### 2.5.1.4.1 8B/10B TX Disparity Control


The Disparity Control feature controls the running disparity of the output from the 8B/10B Decoder.

To enable TX Disparity Control, select the **Enable TX 8B/10B Disparity Control** option. The following ports are added:


- `tx_forcedisp`—a control signal that indicates whether a disparity value has to be forced or not
- `tx_dispval`—a signal that indicates the value of the running disparity that is being forced

When the number of data channels is more than 1, `tx_forcedisp` and `tx_dispval` are shown as buses in which each bit corresponds to one channel.

The following figure shows the current running disparity being altered in Basic single-width mode by forcing a positive disparity  $/K28.5/$  when it was supposed to be a negative disparity  $/K28.5/$ . In this example, a series of  $/K28.5/$  code groups are continuously being sent. The stream alternates between a positive running disparity (RD+)  $/K28.5/$  and a negative running disparity (RD-)  $/K28.5/$  to maintain a neutral overall disparity. The current running disparity at time  $n + 3$  indicates that the  $/K28.5/$  in time  $n + 4$  should be encoded with a negative disparity. Because `tx_forcedisp` is high at time  $n + 4$ , and `tx_dispval` is low, the  $/K28.5/$  at time  $n + 4$  is encoded as a positive disparity code group.



**Figure 69. 8B/10B TX Disparity Control**



Refer to the *8B/10B Encoder Current Running Disparity Control Feature* section for more information about the 8B/10B data current running disparity control.

Refer to the *8B/10B Decoder Running Disparity Checker Feature* section for more information about the 8B/10B data current running disparity checker.

The Interlaken disparity generator and checker blocks of the Enhanced PCS support these functions. Refer to the *Interlaken Disparity Generator* and *Interlaken Disparity Checker* sections for more information about the Interlaken disparity generator and checker, respectively.

#### Related Links

- [8B/10B Encoder Control Code Encoding](#) on page 323
- [8B/10B Decoder Running Disparity Checker Feature](#) on page 333
- [Interlaken Disparity Generator](#) on page 310
- [Interlaken Disparity Checker](#) on page 313

## 2.5.1.5 FIFO Operation for the Enhanced PCS

### 2.5.1.5.1 Enhanced PCS FIFO Operation

#### Phase Compensation Mode

Phase compensation mode ensures correct data transfer between the core clock and parallel clock domains. The read and write sides of the TX Core or RX Core FIFO must be driven by the same clock frequency. The depth of the TX or RX FIFO is constant in this mode. Therefore, the TX Core or RX Core FIFO flag status can be ignored. You can tie `tx_fifo_wr_en` or `rx_data_valid` to logic level 1.

#### Basic Mode


Basic mode allows you to drive the write and read side of a FIFO with different clock frequencies. `tx_coreclk` or `rx_coreclk` must have a minimum frequency of the lane data rate divided by 66. The frequency range for `tx_coreclk` or `rx_coreclk` is (data rate/32) to (data rate/66). For best results, Intel recommends that `tx_coreclk` or `rx_coreclk` be set to (data rate/32). Monitor the FIFO flag to control write and read operations.



For TX FIFO, assert `tx_enh_data_valid` with the `tx_fifo_pfull` signal going low. This can be done with the following example assignment:

```
assign tx_enh_data_valid = ~tx_fifo_pfull;
```


Figure 70. TX FIFO Basic Mode Operation



For RX FIFO, assert `rx_enh_read_en` with the `rx_fifo_pempty` signal going low. This can be done with the following example assignment:

```
assign rx_enh_read_en = ~rx_fifo_pempty;
```

Figure 71. RX FIFO Basic Mode Operation



If you are using even gear ratios, the `rx_enh_data_valid` signal is always high. For uneven gear ratios, `rx_enh_data_valid` toggles. RX parallel data is valid when `rx_enh_data_valid` is high. Discard invalid RX parallel data when the `rx_enh_datavalid` signal is low.

### Register Mode

This FIFO mode is used for protocols that require deterministic latency. You can tie `tx_fifo_wr_en` to logic level 1.

### 10GBASE-R Configurations

In the 10GBASE-R configuration, the TX FIFO behaves as a phase compensation FIFO and the RX FIFO behaves as a clock compensation FIFO.





In the 10GBASE-R with 1588 configuration, both the TX FIFO and the RX FIFO are used in register mode. The TX phase compensation FIFO and the RX clock compensation FIFO are constructed in the FPGA fabric by the PHY IP automatically.

In the 10GBASE-R with KR FEC configuration, use the TX FIFO in phase compensation mode and the RX FIFO behaves as a clock compensation FIFO.

### 2.5.1.6 Polarity Inversion

The positive and negative signals of a serial differential link might accidentally be swapped during board layout.

Solutions such as a board re-spin or major updates to the FPGA fabric logic can be costly. The TX and RX data polarity inversion features are available both in the Standard and Enhanced PCS' to correct this situation.

#### 2.5.1.6.1 TX Data Polarity Inversion

Use the TX data polarity inversion feature to swap the positive and negative signals of a serial differential link if they were erroneously swapped during board layout.

To enable TX data polarity inversion when using the Enhanced PCS, select the **Enable TX data polarity inversion** option in the **Gearbox** section of the Native PHY IP core. Refer to the *TX Gearbox, TX Bitflip and Polarity Inversion* section for more information.

You can also enable transmitter polarity inversion in low latency, basic, and basic with rate match modes of the Standard PCS to perform the following actions in the Native PHY IP core.

- **Enable TX polarity inversion**
- Select the **Enable TX polarity inversion**
- **Enable tx\_polin** port

This mode adds `tx_polin`. If there is more than one channel in the design, `tx_polin` is a bus with each bit corresponding to a channel. As long as `tx_polin` is asserted, the TX data transmitted has a reverse polarity. Refer to the Polarity Inversion Feature section for more information.

#### Related Links

- [TX Gearbox, TX Bitflip and Polarity Inversion](#) on page 311
- [Polarity Inversion Feature](#) on page 325

#### 2.5.1.6.2 RX Data Polarity Inversion

Use the RX data polarity inversion feature to swap the positive and negative signals of a serial differential link if they were erroneously swapped during board layout.

To enable RX data polarity inversion, when using the Enhanced PCS, select the **Enable RX data polarity inversion** option in the **Gearbox** section of the Native PHY IP core. Refer to the *RX Gearbox, RX Bitflip, and Polarity Inversion* section for more information.


You can also enable Receiver polarity inversion in low latency, basic, and basic rate match modes of the Standard PCS to perform the following actions in the Native PHY IP core:



- **Enable RX polarity inversion**
- Select the **Enable RX polarity inversion**
- **Enable rx\_polinvs port**

This mode adds rx\_polinvs. If there is more than one channel in the design, rx\_polinvs is a bus in which each bit corresponds to a channel. As long as rx\_polinvs is asserted, the RX data received has a reverse polarity. You can verify this feature by monitoring rx\_parallel\_data.

**Figure 72. RX Polarity Inversion**



Refer to the *RX Polarity Inversion Feature* section for more information.

**Related Links**

- [RX Gearbox, RX Bit-slip, and Polarity Inversion](#) on page 312
- [RX Polarity Inversion Feature](#) on page 330

### 2.5.1.7 Data Bit-slip


#### 2.5.1.7.1 TX Data Bit-slip

In the Enhanced PCS, the bit slip feature in the TX gearbox allows you to slip the transmitter bits before they are sent to the serializer.

The value specified on the TX bit slip bus indicates the number of bit slips. The minimum slip is one UI. The maximum number of bits slipped is equal to the FPGA fabric-to-transceiver interface width minus 1. For example, if the FPGA fabric-to-transceiver interface width is 64 bits; the bit slip logic can slip a maximum of 63 bits. Each channel has six bits to determine the number of bits to slip. The TX bit slip bus is a level-sensitive port, so the TX serial data is bit slipped statically by TX bit slip port assignments. Each TX channel has its own TX bit slip assignment and the bit slip amount is relative to the other TX channels. You can improve lane-to-lane skew by assigning TX bit slip ports with proper values. The following figure shows the effect of slipping tx\_serial\_data[0] by one UI to reduce the skew with tx\_serial\_data[1]. After the bit slip tx\_serial\_data[0] and tx\_serial\_data[1] are aligned.



**Figure 73. TX Bit Slip**



Refer to the *TX Gearbox, TX Bitslip and Polarity Inversion* section for more information.

When using the Standard PCS, select the **Enable TX bitslip** and **Enable tx\_std\_bitslipboundarysel port** options to use the TX bitslip feature. This adds the tx\_std\_bitslipboundarysel input port. The TX PCS automatically slips the number of bits specified by tx\_std\_bitslipboundarysel. There is no port for TX bit slip. If there is more than one channel in the design, x\_std\_bitslipboundarysel ports are multiplied by the number of channels. You can verify this feature by monitoring the tx\_parallel\_data port. Enabling the TX bit slip feature is optional.

*Note:* The rx\_parallel\_data values in the following figures are based on the TX and RX bit reversal features being disabled.

**Figure 74. TX Bit Slip in 8-bit Mode**

tx\_parallel\_data = 8'hbc. tx\_std\_bitslipboundarysel = 5'b00001 (bit slip by 1 bit).

tx_std_bitslipboundarysel	00001
tx_parallel_data	bc
rx_parallel_data	79

**Figure 75. TX Bit Slip in 10-bit Mode**

tx\_parallel\_data = 10'h3bc. tx\_std\_bitslipboundarysel = 5'b00011 (bit slip by 3 bits).

tx_std_bitslipboundarysel	00011
tx_parallel_data	3bc
rx_parallel_data	1e7

**Figure 76. TX Bit Slip in 16-bit Mode**

tx\_parallel\_data = 16'hfcbc. tx\_std\_bitslipboundarysel = 5'b00011 (bit slip by 3 bits).

tx_std_bitslipboundarysel	00011
tx_parallel_data	fcbc
rx_parallel_data	5e7f



**Figure 77. TX Bit Slip in 20-bit Mode**

tx\_parallel\_data = 20'hF3CBC. tx\_std\_bitslipboundarysel = 5'b00111 (bit slip by 7 bits).

tx_std_bitslipboundarysel	00111
tx_parallel_data	f3cbc
rx_parallel_data	e5e1f

Refer to the *TX Bit Slip* section for more information

**Related Links**


- [TX Gearbox, TX Bitslip and Polarity Inversion](#) on page 311
- [TX Bit Slip](#) on page 325

**2.5.1.7.2 RX Data Bitslip**

When using the Enhanced PCS, the RX data bit slip in the RX gearbox allows you to slip the recovered data.

An asynchronous active high edge on the rx\_bitslip port changes the word boundary, shifting rx\_parallel\_data one bit at a time. Use the rx\_bitslip port with its own word aligning logic. Assert the rx\_bitslip signal for at least two parallel clock cycles to allow synchronization. You can verify the word alignment by monitoring rx\_parallel\_data. Using the RX data bit slip feature is optional.

**Figure 78. RX Bit Slip**



Refer to the *RX Gearbox, RX Bitslip, and Polarity Inversion* section for more information.

To use the RX bit slip feature when using the Standard PCS, select **Enable rx\_bitslip port** and set the word aligner mode to **bit slip**. This adds rx\_bitslip as an input control port. An active high edge on rx\_bitslip slips one bit at a time. When rx\_bitslip is toggled, the word aligner slips one bit at a time on every active high edge. Assert the rx\_bitslip signal for at least two parallel clock cycles to allow synchronization. You can verify this feature by monitoring rx\_parallel\_data.

**Figure 79. RX Bit Slip in 8-bit Mode**

tx\_parallel\_data = 8'hbc


rx_std_bitslipboundarysel	01111						
rx_bitslip	[Pulse diagram showing active high edges]						
tx_parallel_data	bc						
rx_parallel_data	00	97	cb	e5	f2	79	bc




**Figure 80. RX Bit Slip in 10-bit Mode**



**Figure 81. RX Bit Slip in 16-bit Mode**



**Figure 82. RX Bit Slip in 20-bit Mode**



Refer to the *Word Aligner Bit Slip Mode* section for more information.

**Related Links**

- [RX Gearbox, RX Bitslip, and Polarity Inversion](#) on page 312
- [Word Aligner Bit Slip Mode](#) on page 326


**2.5.1.8 Bit Reversal**

**2.5.1.8.1 Transmitter Bit Reversal**

The TX bit reversal feature can be enabled in low latency, basic, and basic rate match mode.

This feature is parameter-based, and creates no additional ports. If there is more than one channel in the design, all channels have TX bit reversal. To enable TX bit reversal, select the **Enable TX bit reversal** option in the Native PHY IP core.

**Figure 83. TX Bit Reversal**



Refer to the *8B/10B Encoder Bit Reversal Feature* section for more information.

**Related Links**

- [8B/10B Encoder Bit Reversal Feature](#) on page 324



### 2.5.1.8.2 Receiver Bit Reversal


This is a function of the word alignment block available in the Standard PCS.

The RX bit reversal feature can be enabled in low latency, basic, and basic rate match mode. The word aligner is available in any mode, bit slip, manual, or synchronous state machine.

To enable this feature, select the **Enable RX bit reversal** and **Enable rx\_std\_bitrev\_ena port** options. This adds rx\_std\_bitrev\_ena. If there is more than one channel in the design, rx\_std\_bitrev\_ena becomes a bus in which each bit corresponds to a channel. As long as rx\_std\_bitrev\_ena is asserted, the RX data received by the core shows bit reversal.

You can verify this feature by monitoring rx\_parallel\_data.

Figure 84. RX Bit Reversal



Refer to the *Word Aligner RX Bit Reversal Feature* section for more information.

This function is not supported in the Enhanced PCS.

#### Related Links

[Word Aligner RX Bit Reversal Feature](#) on page 330


### 2.5.1.9 Byte Reversal

#### 2.5.1.9.1 Transmitter Byte Reversal

The TX byte reversal feature can be enabled in low latency, basic, and basic rate match mode.

This feature is parameter-based, and creates no additional ports. If there is more than one channel in the design, all channels have TX byte reversal. To enable TX byte reversal, select the **Enable TX byte reversal** option in the Native PHY IP core.

Figure 85. TX Byte Reversal



Refer to the *8B/10B Encoder Byte Reversal Feature* section for more information.

#### Related Links

[8B/10B Encoder Byte Reversal Feature](#) on page 325

#### 2.5.1.9.2 Receiver Byte Reversal

This is a function of the word alignment block available in the Standard PCS.




The RX byte reversal feature can be enabled in low latency, basic, and basic rate match mode. The word aligner is available in any mode.

To enable this feature, select the **Enable RX byte reversal** and **Enable rx\_std\_bytereve\_ena port** options. This adds `rx_std_bytereve_ena`. If there is more than one channel in the design, `rx_std_bytereve_ena` becomes a bus in which each bit corresponds to a channel. As long as `rx_std_bytereve_ena` is asserted, the RX data received by the core shows byte reversal.

You can verify this feature by monitoring `rx_parallel_data`.

**Figure 86. RX Byte Reversal**



Refer to the *Word Aligner RX Byte Reversal Feature* section for more information.

This function is not supported in the Enhanced PCS.

### Related Links

[Word Aligner RX Byte Reversal Feature](#) on page 330

## 2.5.1.10 Double Rate Transfer Mode

Enable the double rate transfer mode option located in the **Datapath Options** tab in the Native PHY IP core to:

- Take advantage of the higher speeds of the Hyperflex architecture in the Stratix 10 fabric core
- Achieve a comparative reduction of IP resource counts with similar IP cores


Double rate transfer means that the data width from the TX PCS FIFO to the PMA is double the data width coming from the FPGA fabric through the EMIB to the TX PCS FIFO. The write clock frequency is double the read clock of the TX PCS FIFO. Whereas the data width from FPGA Fabric to the TX Core FIFO is the same as the data width from the TX Core FIFO to the EMIB. The read and write clock frequencies of the TX Core FIFO are the same. At the RX side, the data width from the PMA to the RX PCS FIFO is double the data width coming from the RX PCS FIFO to the EMIB. The RX PCS FIFO read clock frequency is double the frequency of the write clock. Whereas the data width from the EMIB to the RX Core FIFO is the same as the data width from the RX Core FIFO to the FPGA Fabric. The read and write clock frequencies of the RX Core FIFO are the same.

When this mode is enabled, the PCS parallel data is split into two words. Each word is transferred to and from the transceiver at twice the parallel clock frequency. You can enable the double rate transfer mode for almost all configurations except for the following:

- PCS FIFO data width  $\leq$  10 bit
- Core FIFO data width  $\leq$  10 bit

When double rate transfer mode is enabled, select **PCS clkout x2** in the **TX Clock Options** and **RX Clock Options** in the **PCS-Core Interface** tab of Native PHY IP core. There is one exception. When using the TX standard PCS with PMA or PCS data width = 20 and byte-serializer = OFF, set `PCS_clk_2x = x1` and you must provide a x2 clock generated from the fPLL to drive `tx_coreclk_in` for double rate transfer .

**Figure 87. Double Rate Transfer Mode Clocking and Datapath**



Disabling or enabling double rate transfer mode changes the parallel data mapping. Refer to the *Transceiver PHY PCS-to-Core Interface Reference Port Mapping* section for detailed data mapping information.





### Related Links

- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65
- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65

#### 2.5.1.10.1 Word Marking Bits

A word marking bit is only required when using double rate transfer mode.

The maximum possible FIFO datapath width in the Stratix 10 transceiver is 40 bits wide. To transfer 80 bits of `tx_parallel_data` or `rx_parallel_data` (includes data bus and control bits) across the datapath, the parallel data is divided into two data words of 40 bits each. A new marking bit is added to indicate the word boundary in `tx_parallel_data` or `rx_parallel_data`, respectively, to mark the lower 40-bit word and the upper 40-bit word.

When channels are configured in double rate transfer mode, you must set the word marking bit of `tx_parallel_data` to 0 or 1 to indicate the lower or upper 40-bit word on the transmit datapath. On the receive datapath, either the upper or lower word may be received first. You must use the marking bits to realign the data. On the receive datapath, the word marking bits will also indicate the lower or the upper word. Usually it is the same as on the transmit datapath (where 0 is the lower word and 1 is the upper word). However, there are some exceptions. For the following configurations, the upper word will be received at 0 and the lower word at 1:

- Enhanced PCS, with interface width of 32 bits
- PCS Direct, with interface width of 16, 20 and 32 bits

There is a special reset sequence involving the word marking bit that is required when using double rate transfer mode. Refer to the *Special TX PCS Reset Release Sequence* section for more information.

Refer to the *Transceiver PHY PCS-to-Core Interface Reference Port Mapping* section for marking bit information.

### Related Links

- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65
- [Double Rate Transfer Mode enabled](#) on page 281
- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65
- [Double Rate Transfer Mode enabled](#) on page 281

#### 2.5.1.10.2 Asynchronous Data Transfer

In Stratix 10 devices, a list of asynchronous sideband and control signals are transferred between the transceiver and the FPGA Fabric using shift register chains. There are two categories of shift registers

- Fast shift register (FSR)
- Slow shift register (SSR)

The FSR has a shorter register chain and is used to transfer signals that are more timing-critical. The SSR has a longer register chain and is used for signals that are less timing-critical.



Refer to the *Transceiver PHY PCS-to-Core Interface Reference Port Mapping* section for the list of FSR and SSR signals that are transferred using shift register chain

#### Related Links

- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65
- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65

#### FPGA Fabric to Transceiver Transfer

For signals that are coming from FPGA Fabric into the transceiver, there is capture logic in the transceiver which captures the signals before sending them to the shift registers.

The sampling time of the capture logic is relative to the length of the shift register chain. To ensure the signals are successfully sampled and loaded into the register chain, you must hold those signals for a minimum period of time, depending on the type of shift register chain used to transfer the signals.

**Table 89. Register Chain Minimum Hold Time Calculations**

Register Chain	Minimum Cycles	Best Case <sup>20</sup> (900 MHz)	Worst Case <sup>20</sup> (600 MHz)
FSR	10	$1.111 \times 10 = 11.11 \text{ ns}$	$1.667 \times 10 = 16.67 \text{ ns}$
SSR	120	$1.111 \times 120 = 133 \text{ ns}$	$1.667 \times 120 = 200.04 \text{ ns}$

Given that the OSC clock frequency could vary between 600 MHz and 900 MHz in the hardware, Intel recommends that you hold the signals for the worst case scenario as summarized below:

- Fast shift register chain: at least 17 ns
- Slow shift register chain: at least 201 ns

#### Transceiver to FPGA Fabric Transfer

For signals that are going out from the transceiver to the FPGA Fabric, there is update logic in the transceiver that updates the signal level of the interface ports following the shift register update cycle.

There are minimum frequency requirements for FSR signals as listed below. You must capture the signals using a clock that is  $\geq$  the minimum frequency to prevent data loss.

**Table 90. Register Chain Minimum Hold Time Calculations**

OSC Frequency	Without Hard IP	With Hard IP
Best Case <sup>21</sup> (900 MHz)	225 MHz (4.44 ns)	113 MHz (8.89 ns)
Worst case <sup>21</sup> (600 MHz)	150 MHz (6.67 ns)	76 MHz (13.335 ns)

<sup>20</sup> The internal OSC clock that clocks the shift register chain has a frequency range of 600 to 900 MHz. The calculation assumes an OSC divider factor or 1.

<sup>21</sup> The calculation assumes an OSC divider factor or 1.



### 2.5.1.10.3 How to Implement Double Rate Transfer Mode

You should be familiar with the *Standard PCS Architecture*, *Enhanced PCS Architecture*, *PLL Architecture*, and *Transceiver Native PHY PCS-to-Core Interface Reference Port Mapping* before implementing double rate transfer mode.

1. Instantiate the **Stratix 10 H-Tile Transceiver Native PHY IP** from the IP Catalog (**Installed IP > Library > Interface Protocols > Transceiver PHY > Stratix 10 H-Tile Transceiver Native PHY**).
2. Select **Enable double rate transfer mode** located under **Datapath Options**.  
*Note:* If you enable double rate transfer mode, you cannot enable the simplified data interface.
3. In the **TX Clock Options** area, select **PCS clkout x2** from the **Selected tx\_clkout clock source** pull-down menu.
4. In the **RX Clock Options** area, select **PCS clkout x2** from the **Selected rx\_clkout source** pull-down menu.
5. Configure the **TX FIFO partially full threshold** and **RX FIFO partially full threshold** values accordingly in **PCS-Core Interface** tab.
6. Configure the **TX FIFO partially empty threshold** and **RX FIFO partially empty threshold** values accordingly in **PCS-Core Interface** tab.
7. If you are using the Enhanced PCS, configure both the **Enhanced PCS / PMA interface width** and **FPGA fabric / Enhanced PCS interface width** settings accordingly.
8. If you are using the Standard PCS, configure the **Standard PCS / PMA interface width** accordingly.
9. Click **Generate HDL** to generate the Native PHY IP Core (this is your RTL file).

#### Related Links

- [Enhanced PCS Architecture](#) on page 303
- [Standard PCS Architecture](#) on page 320
- [PLLs and Clock Networks](#) on page 215
- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65
- [Transceiver PHY PCS-to-Core Interface Reference Port Mapping](#) on page 65
- [PLLs and Clock Networks](#) on page 215
- [Enhanced PCS Architecture](#) on page 303
- [Standard PCS Architecture](#) on page 320

### 2.5.1.11 Low Latency

#### Related Links

- [PLLs](#) on page 217
- [Using PLLs and Clock Networks](#) on page 257
- [Resetting Transceiver Channels](#) on page 271



To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.

- [Standard PCS Architecture](#) on page 320

#### 2.5.1.11.1 How to Enable Low Latency in Basic (Standard PCS)

In the Native PHY IP Core, use the following settings to enable low latency:

1. Select the **Enable 'Standard PCS' low latency mode** option.
2. Select either **low\_latency** or **register FIFO** in the **TX FIFO mode** list.
3. Select either **low\_latency** or **register FIFO** in the **RX FIFO mode** list.
4. Select either **Disabled** or **Serialize x2** in the **TX byte serializer mode** list.
5. Select either **Disabled** or **Serialize x2** in the **RX byte deserializer mode** list.
6. Ensure that **RX rate match FIFO mode** is **disabled**.
7. Set the **RX word aligner mode** to **bitflip**.
8. Set the **RX word aligner pattern length** to **7** or **16**.

*Note:* TX bitflip, RX bitflip, bit reversal, and polarity inversion modes are supported.

#### 2.5.1.11.2 How to Enable Low Latency in Basic (Enhanced PCS)

In the Native PHY IP Core, use the following settings to enable low latency:

1. Select the **Enable 'Enhanced PCS' low latency mode** option.
2. Select one of the following gear ratios:  
**32:32, 40:40, 64:64, 40:64, 32:64, 64:66**
3. Select **Phase compensation** from the **TX Core Interface FIFO mode** and **RX PCS-Core Interface FIFO mode (PCS FIFO-Core FIFO)** pull-down menus.
4. Enable the `tx_clkout2` and `rx_clkout2` ports.
5. Select **PCS clkout** in the **Selected tx\_clkout source** and **Selected rx\_clkout source** fields.
6. Select **PCS clkout** in the **Selected tx\_clkout2 source** and **Selected rx\_clkout2 source** fields.

#### Related Links

- [Standard PCS Architecture](#) on page 320
- [PLLs](#) on page 217
- [Resetting Transceiver Channels](#) on page 271  
To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.
- [Using PLLs and Clock Networks](#) on page 257



## 2.5.2 Deterministic Latency Use Model

You can use the phase-measuring FIFO method to measure the deterministic latency for Stratix 10 H-Tile transceivers. The phase-measuring FIFOs replace the traditional register mode, and are expected to be widely used.

### 2.5.2.1 Phase-measuring FIFOs


#### 2.5.2.1.1 Primary Use Model

To support higher speed transfer rates and the new EMIB fabric introduced between the FPGA fabric and the H-Tile, Stratix 10 devices replace the traditional register mode transfer used for deterministic latency (CPRI, IEEE 1588) with a set of phase compensation FIFOs that allow you to measure its delay. The phase compensation FIFOs include:

- TX PCS FIFO
- TX Core FIFO
- RX PCS FIFO
- RX Core FIFO

The TX PCS and Core FIFOs comprise the PCS-Core Interface on the TX side. Similarly, the RX PCS and Core FIFOs comprise the PCS-Core interface on the RX side.

**Figure 88. PCS-Core Port Interface**



Note:  
1. The number of ports reflected may be greater than shown. Refer to the port description table for enhanced PCS, standard PCS, PCS direct, and PCI Express PIPE interface.

The Stratix 10 H-Tile Transceiver Native PHY IP core allows you to configure all these FIFOs in phase compensation mode for deterministic latency applications (CPRI, IEEE1588 etc.). It provides the following ports to measure latency through the TX PCS FIFO, TX Core FIFO, RX PCS FIFO, and RX Core FIFO, respectively:


- tx\_pcs\_fifo\_latency\_pulse
- tx\_fifo\_latency\_pulse
- rx\_pcs\_fifo\_latency\_pulse
- rx\_fifo\_latency\_pulse
- latency\_sclk

You must select the **Enable latency measurement ports** option in the **Latency Measurement Ports** section of the **PCS-Core Interface** panel of the Stratix 10 H-Tile Transceiver Native PHY IP core, to enable these ports. All ports with the exception of latency\_sclk are output ports. The latency\_sclk port is an input to the Stratix 10 H-Tile Transceiver Native PHY IP core. Set the four FIFOs in phase compensation mode.

The four FIFOs associated with the PCS-Core interface allow for measurement of their latency to sub-cycle accuracy. Each FIFO can output a latency\_pulse that is 1 or 0, proportional to how full the FIFO is. For example, if there is a FIFO that is 8 words deep and the FIFO is 4.5 words full, the latency\_pulse will be a 1 (4.5/8) = 56% of the time.




**Figure 89. Phase-measuring FIFO**



This measurement pulse is sampled via a `sample_clock` that can run up to 262 MHz. . Meta-stable hardening to this clock is done within the hard logic.


**Figure 90. Phase-measuring FIFO Block Diagram**



To measure the fullness of the FIFO, you must run your sampling clock at a rate that is not equal to the parallel clock. For example,  $parallel\_clock * (128/127)$  or  $parallel\_clock * (64/127)$  so that the sampling clock sweeps various phase relationships relative to the parallel clock. You must determine via a simple counter how often the resulting pulse is a 1 versus a 0. The following sample pseudo-code describes how to accomplish this:

```

Always @(posedge latency_sclk or posedge reset) begin
  if (reset) begin
    counter <= 0;
    sumtx_fifo <= 0;
    sumrx_fifo <= 0;
    sumtx_pcs_fifo <= 0;
    sumrx_pcs_fifo <= 0;
    result_ready <= 0;
  end
end
    
```



```

end else begin
  if (counter < 128) begin // count for 128 cycles
    counter <= counter + 1;
    sumtx_fifo <= sumtx_fifo + tx_fifo_latency_pulse;
    sumrx_fifo <= sumrx_fifo + rx_fifo_latency_pulse;
    sumtx_pcs_fifo <= sumtx_pcs_fifo + tx_pcs_fifo_latency_pulse;
    sumrx_pcs_fifo <= sumrx_pcs_fifo + rx_pcs_fifo_latency_pulse;
  end else begin
    result_ready <= 1;
  end
end
end
end
end

```

The phase measuring circuit is designed to work in the case of a phase compensation FIFO and in the case of a phase compensation FIFO where the read and write pointers may have an exact 2:1 ratio.

To translate the results into actual latency, you need to know the depth of the FIFO. Each of the FIFOs can take on variable depth, and the measurement is relative to the depth as currently configured. To aid your latency measurement calculation, a message in the **System Messages** window indicates the FIFO depths for the current configuration. The Stratix 10 H-Tile Transceiver Native PHY IP core shows you the default maximum depth of the FIFO for the mode chosen.

**Table 91. Potential Depths for Each FIFO**

These are the total depths of each FIFO, and not the default spacing of the counters. The depth you select depends on the mode of the FIFO. When in a 1:2 or a 2:1 mode, depth should be defined as the maximum value that the counter could take for the 2x clock.

FIFO	Modes	Description
TX Core FIFO (FPGA Fabric side)	8 words deep 16 words deep 32 words deep	Use the Native PHY IP core to determine the default depth based on the mode/configuration you select in the GUI.
TX PCS FIFO (transceiver side)	8 words deep 16 words deep	N/A
RX PCS FIFO (transceiver side)	8 words deep 16 words deep	N/A
RX Core FIFO (FPGA Fabric side)	8 words deep 16 words deep 64 words deep	N/A

**Table 92. Protocol Use Case Models**

In all cases, you must measure the delay of all FIFOs by placing them in phase compensation mode. Additionally, the clock period refers to the period of the slowest clock across the FIFO. For example, if a FIFO has a 250-MHz clock and a 500-MHz clock, these formulas apply assuming a 4-ns clock period.

Protocol	Conditions
9.8 Gbps CPRI	<ul style="list-style-type: none"> <li>Parallel clock = 491.52 MHz, 20-bit interface (2.0345 ns)</li> <li>latency_sclk = 491.52 MHz * (64 / 127) = 247.7 MHz</li> <li>Delay per FIFO = 8 * sum_fifo / 128 * 2.0345 ns</li> </ul>
4.9 Gbps CPRI	<ul style="list-style-type: none"> <li>Parallel clock = 245.76 Mhz, 20-bit interface (4.069 ns)</li> <li>latency_sclk = 245.76 Mhz * (128/127) = 247.7 MHz</li> <li>Delay per FIFO = 8 * sum_fifo / 128 * 4.069 ns</li> </ul>
<i>continued...</i>	





Protocol	Conditions
2.4 Gbps CPRI	<ul style="list-style-type: none"> <li>Parallel clock = 122.88 Mhz, 20-bit interface (8.138 ns)</li> <li><math>latency\_sclk = 122.88 \text{ Mhz} * (128/127) = 123.848 \text{ MHz}</math></li> <li>Delay per FIFO = <math>8 * sum\_fifo / 128 * 8.138 \text{ ns}</math></li> </ul>
10.3125 Gbps Ethernet (1588)	<ul style="list-style-type: none"> <li>Run in Ethernet 1588 mode with a data_valid interface to the FPGA fabric (same as Arria 10)</li> <li>Use the phase measuring FIFO rather than register mode, but with data_valid pass-through</li> <li><math>40:66 \text{ GB} \geq parallel\_clock = 257.8125 \text{ MHz} (3.879 \text{ ns})</math></li> <li><math>latency\_sclk = 257.8125 * (128/127) = 259.84 \text{ MHz}</math></li> <li>Delay per FIFO = <math>8 * sum\_fifo / 128 * 3.879 \text{ ns}</math></li> </ul>
25.78125 Gbps Ethernet (1588 mode)	<ul style="list-style-type: none"> <li>Run in Ethernet 1588 mode with a data_valid interface to the FPGA fabric (same as Arria 10)</li> <li>Use the phase measuring FIFO rather than register mode, but with data_valid pass-through</li> <li><math>64:66 \text{ GB} \geq parallel\_clock = 402.83 \text{ MHz} (2.482 \text{ ns})</math></li> <li><math>latency\_sclk = 402.83 * (128/127) = 203 \text{ MHz}</math></li> <li>Delay per FIFO = <math>8 * sum\_fifo / 128 * 2.482 \text{ ns}</math></li> </ul>

The phase measuring technique measure the distance between read and write counters. The delay through the FIFO equals the distance between counters plus one for the output register. That is, when the phase measuring technique shows a depth of 1.5, the total delay associated with the FIFO is 2.5.

### 2.5.2.1.2 Accuracy

It may require practical experimentation to determine which clock ratio and number of samples is best to achieve a given level of accuracy. The sampling mechanism is unbiased, but you must determine whether or not to use over-sampling, for example, using 256 samples of a 128/127 clock versus a higher ratio of 256/255.

## 2.6 Implementing the PHY Layer for Transceiver Protocols

### 2.6.1 PCI Express (PIPE)

You can use Stratix 10 transceivers to implement a complete PCI Express solution for Gen1, Gen2, and Gen3, at data rates of 2.5, 5.0, and 8 Gbps, respectively.

To implement PCI Express, you must select the external oscillator as the data path configuration clock. This allows you to set the frequency accurately through OSC\_CLK\_1. Refer to *Calibration* for more details.

Configure the transceivers for PCIe functionality using one of the following methods:

- **Stratix 10 Hard IP for PCIe**

This is a complete PCIe solution that includes the Transaction, Data Link, and PHY/MAC layers. The Hard IP solution contains dedicated hard logic, which connects to the transceiver PHY interface.



- **PIPE Gen1/Gen2/Gen3 Transceiver Configuration Rules for the Native PHY IP Core**

Use the Native PHY IP core to configure the transceivers in PCIe mode, giving access to the PIPE interface (commonly called PIPE mode in transceivers). This mode enables you to connect the transceiver to a third-party MAC to create a complete PCIe solution.

The PIPE specification (version 3.0) provides implementation details for a PCIe-compliant physical layer. The Native PHY IP Core for PIPE Gen1, Gen2, and Gen3 supports x1, x2, x4, x8 or x16 operation for a total aggregate bandwidth ranging from 2 to 64 Gbps. In a x1 configuration, the PCS and PMA blocks of each channel are clocked and reset independently. The x2, x4, x8 and x16 configurations support channel bonding for two-lane, four-lane, eight-lane, and sixteen-lane links. In these bonded channel configurations, the PCS and PMA blocks of all bonded channels share common clock and reset signals.

Also, provides a free running and stable clock to the OSC\_CLK\_1 pin for transceiver calibration. Refer to the *Calibration* chapter for more details.

Gen1 and Gen2 modes use 8B/10B encoding, which has a 20% overhead to overall link bandwidth. Gen3 modes use 128b/130b encoding, which has an overhead of less than 2%. Gen1 and Gen2 modes use the Standard PCS, and Gen3 mode uses the Gen3 PCS for its operation.

**Table 93. Transceiver Solutions**

Support	Stratix 10 Hard IP for PCI Express	Native PHY IP Core for PCI Express (PIPE)
Gen1, Gen2, and Gen3 data rates	Yes	Yes
MAC, data link, and transaction layer	Yes	User implementation in FPGA fabric
Transceiver interface	Hard IP through PIPE 3.0 based interface	<ul style="list-style-type: none"><li>• PIPE 2.0 for Gen1 and Gen2</li><li>• PIPE 3.0 based for Gen3 with Gen1/Gen2 support</li></ul>


**Related Links**

- [Calibration](#) on page 377  
Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.
- [Intel PHY Interface for the PCI Express \(PIPE\) Architecture PCI Express](#)  
You can get information about PIPE 2.0 and 3.0 on the same website.




### 2.6.1.1 Transceiver Channel Datapath for PIPE

Figure 91. Transceiver Channel Datapath for PIPE Gen1/Gen2 Configurations



- Note:
1. Auto-speed negotiation for Gen3 x1, x2, x4, x8, and x16.
  2. hclk for auto-speed negotiation block.

Figure 92. Transceiver Channel Datapath for PIPE Gen1/Gen2/Gen3 Configurations



### 2.6.1.2 Supported PIPE Features

PIPE Gen1, Gen2, and Gen3 configurations support different features.

Table 94. Supported Features for PIPE Configurations

Protocol Feature	Gen1 (2.5 Gbps)	Gen2 (5 Gbps)	Gen3 (8 Gbps)
x1, x2, x4, x8, x16 link configurations	Yes	Yes	Yes
PCIe-compliant synchronization state machine	Yes	Yes	Yes
±300 ppm (total 600 ppm) clock rate compensation	Yes	Yes	Yes
Transmitter driver electrical idle	Yes	Yes	Yes
Receiver detection	Yes	Yes	Yes
8B/10B encoding/decoding disparity control	Yes	Yes	No
128b/130b encoding/decoding	No	No	Yes (supported through the Gearbox)
Scrambling/Descrambling	No	No	Yes (implemented in FPGA fabric)
Power state management	Yes	Yes	Yes
Receiver PIPE status encoding pipe_rxstatus[2:0]	Yes	Yes	Yes

continued...



Protocol Feature	Gen1 (2.5 Gbps)	Gen2 (5 Gbps)	Gen3 (8 Gbps)
Dynamic switching between 2.5 Gbps and 5 Gbps signaling rate	No	Yes	No
Dynamic switching between 2.5 Gbps, 5 Gbps, and 8 Gbps signaling rate	No	No	Yes
Dynamic transmitter margining for differential output voltage control	No	Yes	Yes
Dynamic transmitter buffer de-emphasis of -3.5 dB and -6 dB	No	Yes	Yes
Dynamic Gen3 transceiver pre-emphasis, de-emphasis, and equalization	No	No	Yes
PCS PMA interface width (bits)	10	10	32
Receiver Electrical Idle Inference (EII)	Implement in FPGA fabric	Implement in FPGA fabric	Implement in FPGA fabric

### Related Links

- [PCI Express Gen3 PCS Architecture](#) on page 334  
For more information about PIPE Gen3
- [Intel PHY Interface for the PCI Express \(PIPE\) Architecture PCI Express 2.0](#)
- [Intel PHY Interface for the PCI Express \(PIPE\) Architecture PCI Express 3.0](#)

#### 2.6.1.2.1 Gen1/Gen2 Features

In a PIPE configuration, each channel has a PIPE interface block that transfers data, control, and status signals between the PHY-MAC layer and the transceiver channel PCS and PMA blocks. The PIPE configuration is based on the PIPE 2.0 specification. If you use a PIPE configuration, you must implement the PHY-MAC layer using soft IP in the FPGA fabric.

#### Dynamic Switching Between Gen1 (2.5 Gbps) and Gen2 (5 Gbps)

In a PIPE configuration, Native PHY IP core provides an input signal `pipe_rate[1:0]` that is functionally equivalent to the RATE signal specified in the PCIe specification. A change in value from 2'b00 to 2'b01 on this input signal `pipe_rate[1:0]` initiates a data rate switch from Gen1 to Gen2. A change in value from 2'b01 to 2'b00 on the input signal initiates a data rate switch from Gen2 to Gen1.

#### Transmitter Electrical Idle Generation

The PIPE interface block puts the transmitter buffer in an electrical idle state when the electrical idle input signal is asserted. During electrical idle, the transmitter buffer differential and common mode output voltage levels are compliant with the PCIe Base Specification 2.0 for both PCIe Gen1 and Gen2 data rates.

The PCIe specification requires the transmitter driver to be in electrical idle in certain power states. For more information about input signal levels required in different power states, refer to *Power State Management*.

### Related Links

[Power State Management](#) on page 150



## Power State Management

**Table 95. Power States Defined in the PCIe Specification**

To minimize power consumption, the physical layer device must support the following power states.

Power States	Description
P0	Normal operating state during which packet data is transferred on the PCIe link.
P0s, P1, and P2	The PHY-MAC layer directs the physical layer to transition into these low-power states.

The PIPE interface provides a `pipe_powerdown` input port for each transceiver channel configured in a PIPE configuration.

The PCIe specification requires the physical layer device to implement power-saving measures when the P0 power state transitions to the low power states. Stratix 10 transceivers do not implement these power-saving measures except for putting the transmitter buffer in electrical idle mode in the lower power states.

## 8B/10B Encoder Usage for Compliance Pattern Transmission Support

The PCIe transmitter transmits a compliance pattern when the Link Training and Status State Machine (LTSSM) enters the Polling.Compliance substate. The Polling.Compliance substate assesses if the transmitter is electrically compliant with the PCIe voltage and timing specifications.

## Receiver Status

The PCIe specification requires the PHY to encode the receiver status on a 3-bit status signal `pipe_rx_status[2:0]`. This status signal is used by the PHY-MAC layer for its operation. The PIPE interface block receives status signals from the transceiver channel PCS and PMA blocks, and encodes the status on the `pipe_rx_status[2:0]` signal to the FPGA fabric. The encoding of the status signals on the `pipe_rx_status[2:0]` signal conforms to the PCIe specification.

## Receiver Detection

The PIPE interface block provides an input signal `pipe_tx_detectrx_loopback` for the receiver detect operation. The PCIe protocol requires this signal to be high during the Detect state of the LTSSM. When the `pipe_tx_detectrx_loopback` signal is asserted in the P1 power state, the PIPE interface block sends a command signal to the transmitter driver in that channel to initiate a receiver detect sequence. In the P1 power state, the transmitter buffer must always be in the electrical idle state. After receiving this command signal, the receiver detect circuitry creates a step voltage at the output of the transmitter buffer. The time constant of the step voltage on the trace increases if an active receiver that complies with the PCIe input impedance requirements is present at the far end. The receiver detect circuitry monitors this time constant to determine if a receiver is present.

**Note:** For the receiver detect circuitry to function reliably, the transceiver on-chip termination must be used. Also, the AC-coupling capacitor on the serial link and the receiver termination values used in your system must be compliant with the PCIe Base Specification 2.0.

The PIPE core provides a 1-bit PHY status signal `pipe_phy_status` and a 3-bit receiver status signal `pipe_rx_status[2:0]` to indicate whether a receiver is detected, as per the PIPE 2.0 specifications.



### Gen1 and Gen2 Clock Compensation

In compliance with the PIPE specification, Stratix 10 receiver channels have a rate match FIFO to compensate for small clock frequency differences up to  $\pm 300$  ppm between the upstream transmitter and the local receiver clocks.

Consider the following guidelines for PIPE clock compensation:


- Insert or delete one SKP symbol in an SKP ordered set.
- Minimum limit is imposed on the number of SKP symbols in SKP ordered set after deletion. An ordered set may have an empty COM case after deletion.
- Maximum limit is imposed on the number of the SKP symbols in the SKP ordered set after insertion. An ordered set may have more than five symbols after insertion.
- For INSERT/DELETE cases: The flag status appears on the COM symbol of the SKP ordered set where insertion or deletion occurs.
- For FULL/EMPTY cases: The flag status appears where the character is inserted or deleted.

*Note:* When the PIPE interface is on, it translates the value of the flag to the appropriate `pipe_rx_status` signal.

- The PIPE mode also has a “0 ppm” configuration option that you can use in synchronous systems. The Rate Match FIFO Block is not expected to do any clock compensation in this configuration, but latency will be minimized.

**Figure 93. Rate Match Deletion**


This figure shows an example of rate match deletion in the case where two /K28.0/ SKP symbols must be deleted from the received data at the input of the rate match FIFO (`rmfifo_input_data`). Only one /K28.0/ SKP symbol is deleted per SKP ordered set received.





**Figure 94. Rate Match Insertion**

The figure below shows an example of rate match insertion in the case where two SKP symbols must be inserted. Only one /K28.0/ SKP symbol is inserted per SKP ordered set received.




**Figure 95. Rate Match FIFO Full**

The rate match FIFO in PIPE mode automatically deletes the data byte that causes the FIFO to go full and drives `pipe_rx_status[2:0] = 3'b101` synchronous to the subsequent data byte. The figure below shows the rate match FIFO full condition in PIPE mode. The rate match FIFO becomes full after receiving data byte D4.



**Figure 96. Rate Match FIFO Empty**

The rate match FIFO automatically inserts the EDB symbol, /K30.7/ (9'h1FE), after the data byte that causes the FIFO to become empty and drives `pipe_rx_status[2:0] = 3'b110` synchronous to the inserted /K30.7/ (9'h1FE). The figure below shows rate match FIFO empty condition in PIPE mode. The rate match FIFO becomes empty after reading out data byte D3.



**PIPE 0 ppm**

The PIPE mode also has a "0 ppm" configuration option that can be used in synchronous systems. The rate match FIFO is not expected to do any clock compensation in this configuration, but latency will be minimized.

**PCIe Reverse Parallel Loopback**


PCIe reverse parallel loopback is only available for PCIe Gen1, Gen2, and Gen3 data rates. The received serial data passes through the receiver CDR, deserializer, word aligner, and rate match FIFO. The data is then looped back to the transmitter serializer and transmitted out through the transmitter buffer. The received data is also available to the FPGA fabric through the `rx_parallel_data` port. This loopback mode is based on PCIe specification 2.0. Stratix10 devices provide an input signal `pipe_tx_detectrx_loopback` to enable this loopback mode.

*Note:* This is the only loopback option supported in PIPE configurations.





Figure 97. PCIe Reverse Parallel Loopback Mode Datapath



**Related Links**

- [Standard PCS Architecture](#) on page 320
- [Intel PHY Interface for the PCI Express \(PIPE\) Architecture PCI Express 2.0](#)

**2.6.1.2.2 Gen3 Features**

The following subsections describes the Stratix 10 transceiver block support for PIPE Gen3 features.

The PCS supports the PIPE 3.0 base specification. The 32-bit wide PIPE 3.0-based interface controls PHY functions such as transmission of electrical idle, receiver detection, and speed negotiation and control.

**Auto-Speed Negotiation**

PIPE Gen3 mode enables ASN between Gen1 (2.5 Gbps), Gen2 (5.0 Gbps), and Gen3 (8.0 Gbps) signaling data rates. The signaling rate switch is accomplished through frequency scaling and configuration of the PMA and PCS blocks using a fixed 32-bit wide PIPE 3.0-based interface.

The PMA switches clocks between Gen1, Gen2, and Gen3 data rates. For a non bonded x1 channel, an ASN module facilitates speed negotiation in that channel. For bonded x2, x4, x8 and x16 channels, the ASN module selects the master channel to control the rate switch. The master channel distributes the speed change request to the other PMA and PCS channels.



The PCIe Gen3 speed negotiation process is initiated when Hard IP or the FPGA fabric requests a rate change. The ASN then places the PCS in reset, and dynamically shuts down the clock paths to disengage the current active state PCS (either Standard PCS or Gen3 PCS). If a switch to or from Gen3 is requested, the ASN automatically selects the correct PCS clock paths and datapath selection in the multiplexers. The ASN block then sends a request to the PMA block to switch the data rate, and waits for a rate change done signal for confirmation. When the PMA completes the rate change and sends confirmation to the ASN block, the ASN enables the clock paths to engage the new PCS block and releases the PCS reset. Assertion of the `pipe_phy_status` signal by the ASN block indicates the successful completion of this process.

**Note:** In Native PHY IP core - PIPE configuration, you must set `pipe_rate[1:0]` to initiate the transceiver datarate switch sequence.

### Rate Switch

This section provides an overview of auto rate change between PIPE Gen1 (2.5 Gbps), Gen2 (5.0 Gbps), and Gen3 (8.0 Gbps) modes.


In Stratix 10 devices, there is one ASN block common to the Standard PCS and Gen3 PCS, located in the PMA PCS interface that handles all PIPE speed changes. The PIPE interface clock rate is adjusted to match the data throughput when a rate switch is requested.

**Table 96. PIPE Gen3 32 bit PCS Clock Rates**

PCIe Gen3 Capability Mode Enabled	Gen1	Gen2	Gen3
Lane data rate	2.5 Gbps	5 Gbps	8 Gbps
PCS clock frequency	250 MHz	500 MHz	250 MHz
FPGA fabric IP clock frequency	62.5 MHz	125 MHz	250 MHz
PIPE interface width	32-bit	32-bit	32-bit
<code>pipe_rate [1:0]</code>	2'b00	2'b01	2'b10

**Figure 98. Rate Switch Change**

The block-level diagram below shows a high level connectivity between ASN and Standard PCS and Gen3 PCS.




The sequence of speed change between Gen1, Gen2, and Gen3 occurs as follows:

1. The PHY-MAC layer implemented in FPGA fabric requests a rate change through `pipe_rate[1:0]`.
2. The ASN block waits for the TX FIFO to flush out data. Then the ASN block asserts the PCS reset.
3. The ASN asserts the clock shutdown signal to the Standard PCS and Gen3 PCS to dynamically shut down the clock.
4. When the rate changes to or from the Gen3 speed, the ASN asserts the clock and data multiplexer selection signals.
5. The ASN uses a `pipe_sw[1:0]` output signal to send a rate change request to the PMA.
6. The ASN continuously monitors the `pipe_sw_done[1:0]` input signal from the PMA.
7. After the ASN receives the `pipe_sw_done[1:0]` signal, it deasserts the clock shut down signals to release the clock.
8. The ASN deasserts the PCS reset.
9. The ASN sends the speed change completion to the PHY-MAC interface. This is done through the `pipe_phy_status` signal to PHY-MAC interface.



**Figure 99. Speed Change Sequence**



### Gen3 Transmitter Electrical Idle Generation

In the PIPE 3.0-based interface, you can place the transmitter in electrical idle during low power states. Before the transmitter enters electrical idle, you must send the Electrical Idle Ordered Set, consisting of 16 symbols with value 0x66. During electrical idle, the transmitter differential and common mode voltage levels are based on the *PCIe Base Specification 3.0*.

### Gen3 Clock Compensation

Enable this mode from the Native PHY IP core when using the Gen3 PIPE transceiver configuration rule.

To accommodate PCIe protocol requirements and to compensate for clock frequency differences of up to  $\pm 300$  ppm between source and termination equipment, receiver channels have a rate match FIFO. The rate match FIFO adds or deletes four SKP characters (32 bits) to keep the FIFO from becoming empty or full. If the rate match FIFO is almost full, the FIFO deletes four SKP characters. If the rate match FIFO is nearly empty, the FIFO inserts a SKP character at the start of the next available SKP ordered set. The `pipe_rx_status [2:0]` signal indicates FIFO full, empty, insertion and deletion.

*Note:* Refer to *Gen1 and Gen2 Clock Compensation* for waveforms.

### Related Links


[Gen1 and Gen2 Clock Compensation](#) on page 151

### Gen3 Power State Management

The PCIe base specification defines low power states for PHY layer devices to minimize power consumption. The Gen3 PCS does not implement these power saving measures, except when placing the transmitter driver in electrical idle in the low power state. In the P2 low power state, the transceivers do not disable the PIPE block clock.

**Figure 100. P1 to P0 Transition**

The figure below shows the transition from P1 to P0 with completion provided by `pipe_phy_status`.



### CDR Control

The CDR control block performs the following functions:



- Controls the PMA CDR to obtain bit and symbol alignment
- Controls the PMA CDR to deskew within the allocated time
- Generates status signals for other PCS blocks


The PCIe base specification requires that the receiver L0s power state exit time be a maximum of 4 ms for Gen1, 2 ms for Gen2, and 4 ms for Gen3 signaling rates. The transceivers have an improved CDR control block to accommodate fast lock times. Fast lock times are necessary for the CDR to relock to the new multiplier/divider settings when entering or exiting Gen3 speeds.

### Gearbox

As per the PIPE 3.0 specification, for every 128 bits that are moved across the Gen3 PCS, the PHY must transmit 130 bits of data. Intel uses the `pipe_tx_data_valid` signal every 16 blocks of data to transmit the built-up backlog of 32 bits of data.


The 130-bit block is received as follows in the 32-bit data path: 34 (32+2-bit sync header), 32, 32, 32. During the first cycle, the gearbox converts the 34-bit input data to 32-bit data. During the next three clock cycles, the gearbox merges bits from adjacent cycles. For the gearbox to work correctly, a gap must be provided in the data for every 16 shifts because each shift contains two extra bits for converting the initial 34 bits to 32 bits in the gearbox. After 16 shifts, the gearbox has an extra 32 bits of data that are transmitted out. This requires a gap in the input data stream, which is achieved by driving `pipe_tx_data_valid` low for one cycle after every 16 blocks of data.

**Figure 101. Gen3 Data Transmission**



### 2.6.1.3 How to Connect TX PLLs for PIPE Gen1, Gen2, and Gen3 Modes


Figure 102. Use ATX PLL or fPLL for Gen1/Gen2 x1 Mode



Notes:

1. The figure shown is just one possible combination for the PCIe Gen1/Gen2 x1 mode.
2. Gen1/Gen2 x1 mode uses the ATX PLL or fPLL.
3. Gen1/Gen2 x1 can use any channel from the given bank for which the ATX PLL or fPLL is enabled.
4. Use the pll\_pcie\_clk from either the ATX PLL or fPLL. This is the hclk required by the PIPE interface.

Figure 103. Use ATX PLL or fPLL for Gen1/Gen2 x4 Mode



Notes:

1. The figure shown is just one possible combination for the PCIe Gen1/Gen2 x4 mode.
2. The x6 and xN clock networks are used for channel bonding applications.
3. Each master CGB drives one set of x6 clock lines.
4. Gen1/Gen2 x4 modes use the ATX PLL or fPLL only.
5. Use the pll\_pcie\_clk from either the ATX or fPLL. This is the hclk required by the PIPE interface.
6. In this case the Master PCS channel is logical channel 3 (physical channel 4).





Figure 104. Use ATX PLL or fPLL for Gen1/Gen2 x8 Mode




- Notes:
1. The figure shown is just one possible combination for the PCIe Gen1/Gen2 x4 mode.
  2. The x6 and xN clock networks are used for channel bonding applications.
  3. Each master CGB drives one set of x6 clock lines. The x6 lines further drive the xN lines.
  4. Gen1/Gen2 x16 modes use the fPLL only.
  5. Use the pll\_pcie\_clk from either the ATX or fPLL. This is the hclk required by the PIPE interface.
  6. In this case, the Master PCS channel is logical channel 4 (channel 1 in the top bank).






Figure 105. Use ATX PLL or fPLL for Gen1/Gen2 x16 Mode



- Notes:
1. The figure shown is just one possible combination for the PCIe Gen1/Gen2 x4 mode.
  2. The x6 and xN clock networks are used for channel bonding applications.
  3. Each master CGB drives one set of x6 clock lines. The x6 lines further drive the xN lines.
  4. Gen1/Gen2 x16 modes use the fPLL only.
  5. Use the pll\_pcie\_clk from either the ATX or fPLL. This is the hclk required by the PIPE interface.
  6. In this case, the Master PCS channel is logical channel 4 (channel 1 in the top bank).

Figure 106. Use ATX PLL or fPLL for Gen1/Gen2/Gen3 x1 Mode




Notes:

1. The figure shown is just one possible combination for the PCIe Gen1/Gen2/Gen3 x1 mode.
2. Gen1/Gen2 modes use the fPLL only.
3. Gen3 mode uses the ATX PLL only.
4. Use the pll\_pcie\_clk from the fPLL, configured as Gen1/Gen2. This is the hclk required by the PIPE interface.
5. Select the number of TX PLLs (2) in the Native PHY IP core wizard.




Figure 107. Use ATX PLL or fPLL for Gen1/Gen2/Gen3 x4 Mode



Notes:

1. The figure shown is just one possible combination for the PCIe Gen1/Gen2/Gen3 x4 mode.
2. The x6 and xN clock networks are used for channel bonding applications.
3. Each master CGB drives one set of x6 clock lines.
4. Gen1/Gen2 modes use the fPLL only.
5. Gen3 mode uses the ATX PLL only.
6. Use the pll\_pcie\_clk from the fPLL, configured as Gen1/Gen2. This is the hclk required by the PIPE interface.

Figure 108. Use ATX PLL or fPLL for Gen1/Gen2/Gen3 x8 Mode




Notes:

1. The figure shown is just one possible combination for the PCIe Gen1/Gen2/Gen3 x8 mode.
2. The x6 and xN clock networks are used for channel bonding applications.
3. Each master CGB drives one set of x6 clock lines. The x6 lines further drive the xN lines.
4. Gen1/Gen2 x8 modes use the fPLL only.
5. Gen3 mode uses the ATX PLL only.
6. Use the pll\_pcie\_clk from the fPLL, configured as Gen1/Gen2. This is the hclk required by the PIPE interface.



Figure 109. Use ATX PLL or fPLL for Gen1/Gen2/Gen3 x16 Mode



- Notes:
1. The figure shown is just one possible combination for the PCIe Gen1/Gen2 x4 mode.
  2. The x6 and xN clock networks are used for channel bonding applications.
  3. Each master CGB drives one set of x6 clock lines. The x6 lines further drive the xN lines.
  4. Gen1/Gen2 x16 modes use the fPLL only.
  5. Gen3 mode uses the ATX PLL only.
  6. Use the pll\_pcie\_clk from either the ATX or fPLL. This is the hclk required by the PIPE interface.
  7. In this case, the Master PCS channel is logical channel 8 (physical channel 4).

**Related Links**

- [PLLs](#) on page 217
- [Using PLLs and Clock Networks](#) on page 257


**2.6.1.4 How to Reset the Master CGB for Stratix 10 PCIe Gen3 x2/x4/x8/x16**

The transmitter resets for PCIe PIPE Gen 3 x2/x4/x8/x16 are handled differently for Stratix 10. You must reset the Master CGB for reliable transmitter initialization at power up and during device operation.

To reset the Master CGB, you must select the **Enable the mcgb\_rst and mcgb\_rst\_stat ports** option in the Stratix 10 PLL IP core.

**Figure 110. Stratix 10 PLL IP Core Master Clock Generation Block Tab**

mcgb\_rst is the input to the PLL IP to reset the Master CGB. mcgb\_rst\_stat is the output status port of the PLL IP to indicate the reset status.




### 2.6.1.4.1 Resetting the Master CGB with the Transceiver PHY Reset Controller

You must ensure individual access to all the reset and status ports of the Transceiver PHY Reset Controller to comply with the special reset sequence for PIPE Gen3 x2/x4/x8/x16 special case. Refer to the *Resetting the Transmitter During Device Operation (PCIe PIPE Gen3 x2/x4/x8/x16)* section for the correct reset sequence.

Make the following connections before applying the reset sequence when using the Transceiver PHY Reset Controller:

1. Gate tx\_analogreset to the Native PHY IP core using mcgb\_rst. For example,  $w\_tx\_analogreset = mcgb\_rst\_stat ? tx\_analogreset : 1'b0$ , where w\_tx\_analogreset is the input to the Native PHY IP core.


**Figure 111. Connection 1**



2. AND input of pll\_locked and NOT of mcgb\_rst\_stat outputs of the PLL IP. Assign the output of the AND gate to pll\_locked input of the Reset IP.



Figure 112. Connection 2




#### 2.6.1.4.2 Resetting the Transmitter During Device Operation (PCIe PIPE Gen3 x2/x4/x8/x16)

Your user-coded Transceiver PHY Reset Controller must follow this reset sequence to ensure reliable transmitter operation.

The step numbers in this procedure correspond to the numbers in [Figure 113](#) on page 168.

1. Assert `mcgb_rst`.
  - a. Wait for `mcgb_rst_stat` to be asserted.
2. Assert `tx_analogreset` and `tx_digitalreset` while `pll_cal_busy` and `tx_cal_busy` are low.
3. Wait for `tx_analogreset_stat` and `tx_digitalreset_stat` from the PHY to go high to ensure successful assertion of `tx_analogreset` and `tx_digitalreset`. `tx_analogreset_stat` goes high when the TX PMA has been successfully held in reset.
  - a. Wait for `tx_digitalreset_stat` to go high, then deassert `tx_analogreset`.
4. Wait for `tx_analogreset_stat` from the PHY to go low to ensure successful deassertion of `tx_analogreset`. `tx_analogreset_stat` goes low when the TX PMA has been successfully released out of reset.
5. Deassert `mcgb_rst`.
  - a. Wait for `mcgb_rst_stat` to be deasserted before monitoring the `pll_locked` signal.
6. Deassert `tx_digitalreset` a minimum of  $t_{tx\_digitalreset}$  time after `pll_locked` goes high.
7. Wait for `tx_digitalreset_stat` from the PHY to go low to ensure successful deassertion of `tx_digitalreset` in the PCS.

**Figure 113. Transmitter Reset Sequence During Device Operation (PCIe PIPE Gen3 x2/x4/x8/x16)**



### 2.6.1.5 How to Implement PCI Express (PIPE) in Stratix 10 Transceivers


You must be familiar with the Standard PCS architecture, Gen3 PCS architecture, PLL architecture, and the reset controller before implementing the PCI Express protocol.

1. Instantiate the **Stratix 10 H-Tile Transceiver Native PHY IP** from the IP Catalog (**Installed IP > Library > Interface Protocols > Transceiver PHY > Stratix 10 H-Tile Transceiver Native PHY**).
2. Select **Gen1/Gen2/Gen3 PIPE** from the **Stratix 10 Transceiver configuration rules** list, located under **Datapath Options**.
3. Use the parameter values in the tables in [Native PHY IP Core Parameter Settings for PIPE](#) on page 169 as a starting point. Alternatively, you can use **Stratix 10 H-Tile Transceiver Native PHY Presets**. You can then modify the settings to meet your specific requirements.
4. Click **Finish** to generate the Native PHY IP core (this is your RTL file).
5. Instantiate and configure your PLL IP core.
6. Create a transceiver reset controller. You can use your own reset controller or use the Transceiver PHY Reset Controller.
7. Connect the Native PHY IP core to the PLL IP core and the Transceiver PHY Reset Controller. Use the information in [Native PHY IP Core Ports for PIPE](#) on page 177 to connect the ports.
8. Simulate your design to verify its functionality.





Figure 114. Native PHY IP Core Connection Guidelines for a PIPE Gen3 Design



## Notes:

1. If you enable the input pll\_cal\_busy port in the Transceiver PHY reset controller, you can connect the pll\_cal\_busy output signals from the PLLs directly to the input port on the Transceiver PHY reset controller without ORing the tx\_cal\_busy and pll\_cal\_busy signals.
2. If you are using the Transceiver PHY reset controller, you must configure the TX digital reset mode and RX digital reset mode to Manual to avoid resetting the Auto Speed Negotiation (ASN) block which handles the rate switch whenever the channel PCS is reset.

For additional details refer to the Reset chapter.

**Recommendations:**


Intel recommends that you not reset the PLL and channels (TX and RX) when using the PIPE mode of Native PHY IP core. This is to avoid resetting the Auto Speed Negotiation (ASN) block in the PCS.

**Related Links**

- [PLLs](#) on page 217
- [Resetting Transceiver Channels](#) on page 271
  - To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.
- [Standard PCS Architecture](#) on page 320

**2.6.1.6 Native PHY IP Core Parameter Settings for PIPE**

This section contains the recommended parameter values for this protocol. Refer to *Using the Stratix 10 H-Tile Transceiver Native PHY IP Core* for the full range of parameter values.



**Table 97. General, Common PMA, and Datapath Options**

Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE
Message level for rule violations	Error	Error	Error
VCCR_GXB and VCCT_GXB supply voltage for the Transceiver	1_1V, 1_0V	1_1V, 1_0V	1_1V, 1_0V
Transceiver Link Type	sr, lr	sr, lr	sr, lr
Transceiver channel type	GX	GX	GX
Transceiver configuration rules	Gen 1 PIPE	Gen 2 PIPE	Gen 3 PIPE
PMA configuration rules	basic	basic	basic
Transceiver mode	TX / RX Duplex	TX / RX Duplex	TX / RX Duplex
Number of data channels	x1: 1 x2: 2 x4: 4 x8: 8 x16: 16	x1: 1 x2: 2 x4: 4 x8: 8 x16: 16	x1: 1 x2: 2 x4: 4 x8: 8 x16: 16
Data rate	2.5 Gbps	5 Gbps	5 Gbps
Enable simplified data interface	Optional <sup>23</sup>	Optional <sup>23</sup>	Optional <sup>23</sup>
Provide separate interface for each channel	Optional	Optional	Optional
Enable double rate transfer mode	Off	Off	Off

**Table 98. TX PMA Options**

Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE
TX channel bonding mode	Not bonded PMA & PCS Bonding	Not bonded PMA & PCS Bonding	Not bonded PMA & PCS Bonding
PCS TX channel bonding master	Auto <sup>24</sup>	Auto <sup>24</sup>	Auto <sup>24</sup>
Actual PCS TX channel bonding master	x1: 0 x2: 1 x4: 2 x8: 4 x16: 8	x1: 0 x2: 1 x4: 2 x8: 4 x16: 8	x1: 0 x2: 1 x4: 2 x8: 4 x16: 8
PCS reset sequence	Independent Simultaneous	Independent Simultaneous	Independent Simultaneous

*continued...*

- 22 The PIPE is configured in Gen1/Gen2 during Power Up. Gen3 PCS is configured for 8 Gbps.
- 23 For additional details, refer to [Native PHY IP Core Parameter Settings for PIPE](#) on page 169 for bit settings when the Simplified Data Interface is disabled.
- 24 Setting this parameter is placement-dependent. In AUTO mode, the Native PHY IP core will select the middle-most channel of the configuration as the default PCS TX channel bonding master. You must ensure that this selected channel is physically placed as Ch1 or Ch4 of the transceiver bank. Else, use the manual selection for the PCS TX channel bonding master to select a channel that can be physically placed as Ch1 or Ch4 of the transceiver bank. Refer to the *How to Place Channels for PIPE Configurations* section for more details.



Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE
TX local clock division factor	1	1	1
Number of TX PLL clock inputs per channel	1	1	x1: 2
Initial TX PLL clock input selection	0	0	0
Enable tx_pma_iqtxrx_clkout port	On Off	On Off	On Off
Enable tx_pma_elecidleport	Off	Off	Off
Enable QPI mode	Off	Off	Off
Use asynchronous QPI signals	N/A	N/A	N/A
Enable tx_pma_qpipullup port	Off	Off	Off
Enable tx_pma_qpipulldn port	Off	Off	Off
Enable tx_pma_rxfound port	Off	Off	Off
Enable rx_pma_qpipulldn port	Off	Off	Off
Enable tx_pma_txdetectrx port	Off	Off	Off

**Table 99. RX PMA Options**

Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE
Number of CDR reference clocks	1	1	1
Selected CDR reference clock	0	0	0
Selected CDR reference clock frequency	100 MHz 125 MHz	100 MHz 125 MHz	100 MHz 125 MHz
PPM detector threshold	1000	1000	1000
Enable rx_pma_iqtxrx_clkout port	On Off	On Off	On Off
Enable rx_pma_cksliport	On Off	On Off	On Off
Enable rx_is_lockedtodata port	On Off	On Off	On Off
Enable rx_is_lockedtoref port	On Off	On Off	On Off
Enable rx_set_locktodata and rx_set_locktoref ports	On Off	On Off	On Off
Enable PRBS verifier control and status ports	On Off	On Off	On Off
Enable rx_serialpbken port	On Off	On Off	On Off

**Table 100. PCS-Core Interface Options**

Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE
Enable TX fast pipeline registers	Off	Off	Off
Enable RX fast pipeline registers	Off	Off	Off
<i>continued...</i>			



Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE
<b>TX Core Interface FIFO mode</b>	<b>Phase compensation</b>	<b>Phase compensation</b>	<b>Phase compensation</b>
TX FIFO partially full threshold	10	10	10
TX FIFO partially empty threshold	2	2	2
Enable tx_fifo_full port	Off	Off	Off
Enable tx_fifo_empty port	Off	Off	Off
Enable tx_fifo_pfull port	Off	Off	Off
Enable tx_fifo_pempty port	Off	Off	Off
Enable tx_dll_lock port	Off	Off	Off
<b>RX Core Interface FIFO mode</b>	<b>Phase compensation</b>	<b>Phase compensation</b>	<b>Phase compensation</b>
RX FIFO partially full threshold	10	10	10
RX FIFO partially empty threshold	2	2	2
Enable RX FIFO alignment word deletion (Interlaken)	Off	Off	Off
Enable RX FIFO control word deletion (Interlaken)	Off	Off	Off
Enable rx_data_valid port	Off	Off	Off
Enable rx_fifo_full port	Off	Off	Off
Enable rx_fifo_empty port	Off	Off	Off
Enable rx_fifo_pfull port	Off	Off	Off
Enable rx_fifo_pempty port	Off	Off	Off
Enable rx_fifo_del port (10GBASE-R)	Off	Off	Off
Enable rx_fifo_insert port (10GBASE-R)	Off	Off	Off
Enable rx_fifo_rd_en port	Off	Off	Off
Enable rx_fifo_align_clr port (Interlaken)	Off	Off	Off
Selected tx_clkout clock source	PCS clkout	PCS clkout	PCS clkout
Enable tx_clkout2 port	On	On	On
Selected tx_clkout2 clock source	PCS clkout x2	PCS clkout x2	PCS clkout x2
TX pma_div_clkout division factor	Disabled	Disabled	Disabled
Selected tx_coreclk clock network	Dedicated Clock	Dedicated Clock	Dedicated Clock
Selected TX PCS bonding clock network	Dedicated Clock	Dedicated Clock	Dedicated Clock
Selected rx_clkout clock source	PCS clkout	PCS clkout	PCS clkout
Enable rx_clkout2 port	Off	Off	Off
Selected rx_clkout2 clock source	PCS clkout	PCS clkout	PCS clkout
<i>continued...</i>			



Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE
RX pma_div_clkout division factor	Off	Off	Off
Selected rx_coreclk clock network	Dedicated Clock	Dedicated Clock	Dedicated Clock
Enable latency measurement ports	Off	Off	Off

**Table 101. Parameters for the Native PHY IP Core in PIPE Gen1, Gen2, Gen3 Modes - Analog PMA Settings**

Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE
CTLE adaptation mode	manual	manual	triggered
DFE adaptation mode	disabled	disabled	disabled
Number of fixed taps	3	3	3

*Note:* The signals in the left-most column are automatically mapped to a subset of a 128-bit tx\_parallel\_data word when the Simplified Interface is enabled.

#### Related Links

- [Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108  
This section describes the use of the Intel-provided Transceiver Native PHY IP core. This Native PHY IP core is the primary design entry tool and provides direct access to Stratix 10 transceiver PHY features.
- [How to Place Channels for PIPE Configurations](#) on page 187

#### 2.6.1.7 fPLL IP Core Parameter Settings for PIPE

This section contains the recommended parameter values for this protocol. Refer to *Using the Stratix 10 H-Tile Transceiver Native PHY IP Core* for the full range of parameter values.

**Table 102. PLL Options**

Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE (For Gen1/ Gen2 Speeds)
FPLL Mode	Transceiver	Transceiver	Transceiver
Message level for rule violations	error	error	error
Protocol mode	PCIe G1	PCIe G2	PCIe G3
Number of PLL reference clocks	1	1	1
Selected reference clock source	0	0	0
Enable fractional mode	Off	Off	Off
Enable ATX to fPLL cascade clock input port	Off	Off	Off
VCCR_GXB and VCCT_GXB supply voltage for the Transceiver	1_0V	1_0V	1_0V
Bandwidth	Low Medium High	Low Medium High	Low Medium High

*continued...*



Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE (For Gen1/ Gen2 Speeds)
PLL output frequency	1250 MHz	2500 MHz	2500 MHz
PLL output data rate	2500 Mbps	5000 Mbps	5000 Mbps
PLL integer reference clock frequency	100 MHz 125 MHz	100 MHz 125 MHz	100 MHz 125 MHz
Configure counters manually	Off	Off	Off
Enable PCIe clock output port	On	On	On

**Table 103. Master Clock Generation Block Options**

Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE (For Gen1/ Gen2 Speeds)
Include Master Clock Generation Block	x1: Off x2, x4, x8, x16: On	x1: Off x2, x4, x8, x16: On	x1, x2, x4, x8, x16: Off
Clock division factor	x1: N/A x2, x4, x8, x16: 1	x1: N/A x2, x4, x8, x16: 1	x1, x2, x4, x8, x16: N/A
Enable x6/xN non-bonded high-speed clock output port	x1: N/A x2, x4, x8, x16: Off	x1: N/A x2, x4, x8, x16: Off	x1, x2, x4, x8, x16: Off
Enable PCIe clock switch interface	x1: N/A x2, x4, x8, x16: Off	x1: N/A x2, x4, x8, x16: Off	x1, x2, x4, x8, x16: Off
Number of auxiliary MCGB clock input ports	x1: N/A x2, x4, x8, x16: 0	x1: N/A x2, x4, x8, x16: 0	x1, x2, x4, x8, x16: N/A
MCGB input clock frequency	1250 MHz	2500 MHz	2500 MHz
MCGB output data rate	2500 Mbps	5000 Mbps	5000 Mbps
Enable bonding clock output ports	x1: N/A x2, x4, x8, x16: On	x1: N/A x2, x4, x8, x16: On	x1, x2, x4, x8, x16: Off
Enable feedback compensation bonding	x1: N/A x2, x4, x8, x16: Off	x1: N/A x2, x4, x8, x16: Off	x1, x2, x4, x8, x16: N/A
PMA interface width	x1: N/A x2, x4, x8, x16: 10	x1: N/A x2, x4, x8, x16: 10	x1, x2, x4, x8, x16: N/A

**Related Links**

[Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108

This section describes the use of the Intel-provided Transceiver Native PHY IP core. This Native PHY IP core is the primary design entry tool and provides direct access to Stratix 10 transceiver PHY features.



### 2.6.1.8 ATX PLL IP Core Parameter Settings for PIPE


This section contains the recommended parameter values for this protocol. Refer to *Using the Stratix 10 H-Tile Transceiver Native PHY IP Core* for the full range of parameter values.

**Table 104. PLL Options**

Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE (For Gen3 speed)
Message level for rule violations	error	error	error
Protocol mode	PCIe G1	PCIe G2	PCIe G3
Bandwidth	Low Medium High	Low Medium High	Low Medium High
Number of PLL reference clocks	1	1	1
Selected reference clock source	0	0	0
Primary PLL clock output buffer	GX clock output buffer	GX clock output buffer	GX clock output buffer
Enable PLL GX clock output port	On	On	On
Enable PCIe clock output port	On	On	Off (Use the pll_pcie_clk output port from the fPLL to drive the hclk)
Enable ATX to fPLL cascade clock output port	Off	Off	Off
Enable clklow and fref ports	Off	Off	Off
PLL output frequency	1250 MHz	2500 MHz	4000 MHz
PLL output data rate	2500 Mbps	5000 Mbps	8000 Mbps
PLL integer reference clock frequency	100 MHz 125 MHz	100 MHz 125 MHz	100 MHz 125 MHz
Configure counters manually	Off	Off	Off
Multiply factor (M counter)	N/A	N/A	N/A
Divide factor (N counter)	N/A	N/A	N/A
Divide factor (L counter)	N/A	N/A	N/A

**Table 105. Master Clock Generation Block Options**

Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE (For Gen3 speed)
Include Master Clock Generation Block	x1: Off x2, x4, x8, x16: On	x1: Off x2, x4, x8, x16: On	x1: Off x2, x4, x8, x16: On
Clock division factor	x1: N/A x2, x4, x8, x16: 1	x1: N/A x2, x4, x8, x16: 1	x1: N/A x2, x4, x8, x16: 1
<i>continued...</i>			



Parameter	Gen1 PIPE	Gen2 PIPE	Gen3 PIPE (For Gen3 speed)
<b>Enable x6/xN non-bonded high-speed clock output port</b>	x1: N/A x2, x4, x8, x16: <b>Off</b>	x1: N/A x2, x4, x8, x16: <b>Off</b>	x1: N/A x2, x4, x8, x16: <b>Off</b>
<b>Enable PCIe clock switch interface</b>	x1: N/A x2, x4, x8, x16: <b>Off</b>	x1: N/A x2, x4, x8, x16: <b>On</b>	x1: N/A x2, x4, x8, x16: <b>On</b>
<b>Number of auxiliary MCGB clock input ports</b>	x1: N/A x2, x4, x8, x16: <b>0</b>	x1: N/A x2, x4, x8, x16: <b>0</b>	x1: N/A x2, x4, x8, x16: <b>1</b>
<b>MCGB input clock frequency</b>	<b>1250 MHz</b>	<b>2500 MHz</b>	<b>4000 MHz</b>
<b>MCGB output data rate</b>	<b>2500 Mbps</b>	<b>5000 Mbps</b>	<b>8000 Mbps</b>
<b>Enable bonding clock output ports</b>	x1: N/A x2, x4, x8, x16: <b>On</b>	x1: N/A x2, x4, x8, x16: <b>On</b>	x1: N/A x2, x4, x8, x16: <b>On</b>
<b>Enable feedback compensation bonding</b>	x1: N/A x2, x4, x8, x16: <b>Off</b>	x1: N/A x2, x4, x8, x16: <b>Off</b>	x1, x2, x4, x8, x16: <b>Off</b>
<b>PMA interface width</b>	x1: N/A x2, x4, x8, x16: <b>10</b>	x1: N/A x2, x4, x8, x16: <b>10</b>	x1: N/A x2, x4, x8, x16: <b>10</b>

**Related Links**

[Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108

This section describes the use of the Intel-provided Transceiver Native PHY IP core. This Native PHY IP core is the primary design entry tool and provides direct access to Stratix 10 transceiver PHY features.





### 2.6.1.9 Native PHY IP Core Ports for PIPE

Figure 115. Signals and Ports of the Native PHY IP Core for PIPE




Table 106. Ports of the Native PHY IP Core in PIPE Mode

Port	Direction	Clock Domain	Description
<b>Clocks</b>			
rx_cdr_refclk0	In	N/A	The 100/125 MHz input reference clock source for the PHY's TX PLL and RX CDR.
tx_serial_clk0 / tx_serial_clk1	In	N/A	The high speed serial clock generated by the PLL. Note: For Gen3 x1 ONLY tx_serial_clk1 is used.

continued...



Port	Direction	Clock Domain	Description
pipe_hclk_in[0:0]	In	N/A	The 500 MHz clock used for the ASN block. This clock is generated by the PLL, configured for Gen1/Gen2. Note: For Gen3 designs, use from the fPLL that is used for Gen1/Gen2.
pipe_hclk_out[0:0]	Out	N/A	The 500 MHz clock output provided to the PHY - MAC interface.
<b>PIPE Input from PHY - MAC Layer</b>			
tx_parallel_data[31:0]	In	tx_coreclk	The TX parallel data driven from the MAC. For Gen1 this can be 8 or 16 bits. For Gen2 this is 16 bits. For Gen3 this is 32 bits. Note: unused_tx_parallel_data should be tied to '0'. Active High. Refer to table <i>Bit Mappings when the Simplified Interface is Disabled</i> for additional details.
tx_data[3:0], [1:0], or [0]	In	tx_coreclk	The data and control indicator for the transmitted data. For Gen1 or Gen2, when 0, indicates that tx_parallel_data is data, when 1, indicates that tx_parallel_data is control. For Gen3, bit[0] corresponds to tx_parallel_data[7:0], bit[1] corresponds to tx_parallel_data[15:8], and so on. Active High. Refer to table <i>Bit Mappings when the Simplified Interface is Disabled</i> for additional details.
pipe_tx_sync_hdr[(2N-1):0]	In	tx_coreclk	For Gen3, indicates whether the 130-bit block transmitted is a Data or Control Ordered Set Block. The following encodings are defined: 2'b10: Data block 2'b01: Control Ordered Set Block This value is read when pipe_tx_blk_start = 1b'1. Refer to <i>Lane Level Encoding</i> in the <i>PCI Express Base Specification, Rev. 3.0</i> for a detailed explanation of data transmission and reception using 128b/130b encoding and decoding. Not used for Gen1 and Gen2 data rates. Active High
pipe_tx_blk_start[(N-1):0]	In	tx_coreclk	For Gen3, specifies the start block byte location for TX data in the 128-bit block data. Used when the interface between the PCS and PHY-MAC (FPGA Core) is 32 bits. Not used for Gen1 and Gen2 data rates. Active High
pipe_tx_elecidle[(N-1):0]	In	Asynchronous	Forces the transmit output to electrical idle. Refer to the <i>Intel PHY Interface for PCI Express (PIPE)</i> for timing diagrams. Active High
<b>continued...</b>			



Port	Direction	Clock Domain	Description
pipe_tx_detectrx_loopback[(N-1):0]	In	tx_coreclk	Instructs the PHY to start a receive detection operation. After power-up, asserting this signal starts a loopback operation. Refer to section 6.4 of the <i>Intel PHY Interface for PCI Express (PIPE)</i> for a timing diagram. Active High
pipe_tx_compliance[(N-1):0]	In	tx_coreclk	Asserted for one cycle to set the running disparity to negative. Used when transmitting the compliance pattern. Refer to section 6.11 of the <i>Intel PHY Interface for PCI Express (PIPE) Architecture</i> for more information. Active High
pipe_rx_polarity[(N-1):0]	In	Asynchronous	When '1'b1, instructs the PHY layer to invert the polarity on the received data. Active High
pipe_powerdown[(2N-1):0]	In	tx_coreclk	Requests the PHY to change its power state to the specified state. The Power States are encoded as follows: 2'b00: P0 - Normal operation. 2'b01: P0s - Low recovery time, power saving state. 2'b10: P1 - Longer recovery time, lower power state . 2'b11: P2 - Lowest power state.
pipe_tx_margin[(3N-1):0]	In	tx_coreclk	Transmit V <sub>OD</sub> margin selection. The PHY-MAC sets the value for this signal based on the value from the Link Control 2 Register. The following encodings are defined: 3'b000: Normal operating range 3'b001: Full swing: 800 - 1200 mV; Half swing: 400 - 700 mV. 3'b010:-3'b011: Reserved. 3'b100-3'b111: Full swing: 200 - 400mV; Half swing: 100 - 200 mV else reserved.
pipe_tx_swing[(N-1):0]	In	tx_coreclk	Indicates whether the transceiver is using Full swing or Half swing voltage as defined by the pipe_tx_margin. 1'b0-Full swing. 1'b1-Half swing.
pipe_tx_deemph[(N-1):0]	In	Asynchronous	Transmit de-emphasis selection. In PCI Express Gen2 (5 Gbps) mode it selects the transmitter de-emphasis: 1'b0: -6 dB. 1'b1: -3.5 dB.
pipe_g3_txdeemph[(18N-1):0]	In	Asynchronous	For Gen3, selects the transmitter de-emphasis. The 18 bits specify the following coefficients: [5:0]: C <sub>-1</sub> [11:6]: C <sub>0</sub> [17:12]: C <sub>+1</sub> Refer to for presets to TX de-emphasis mappings. In Gen3 capable designs, the TX de-emphasis for Gen2 data rate is always -6 dB. The TX de-emphasis for Gen1 data rate is always -3.5 dB.

**continued...**



Port	Direction	Clock Domain	Description
			Refer to section 6.6 of <i>Intel PHY Interface for PCI Express (PIPE) Architecture</i> for more information.
pipe_g3_rxpresethint[(3N-1):0]	In	Asynchronous	Provides the RX preset hint for the receiver.
pipe_rx_eidleinfersel[(3N-1):0]	In	Asynchronous	When asserted high, the electrical idle state is inferred instead of being identified using analog circuitry to detect a device at the other end of the link. The following encodings are defined: 3'b0xx: Electrical Idle Inference not required in current LTSSM state. 3'b100: Absence of COM/SKP OS in 128 ms. 3'b101: Absence of TS1/TS2 OS in 1280 UI interval for Gen1 or Gen2. 3'b110: Absence of Electrical Idle Exit in 2000 UI interval for Gen1 and 16000 UI interval for Gen2. 3'b111: Absence of Electrical Idle exit in 128 ms window for Gen1. <i>Note:</i> Recommended to implement Receiver Electrical Idle Inference (EII) in FPGA fabric.
pipe_rate[(2*N)-1:0]	In	Asynchronous	The 2-bit encodings defined in the following list: 2'b00: Gen1 rate (2.5 Gbps) 2'b01: Gen2 rate (5.0 Gbps) 2'b10: Gen3 rate (8.0 Gbps)
pipe_sw_done[1:0]	In	N/A	Signal from the Master clock generation buffer, indicating that the rate switch has completed. Use this signal for bonding mode only. For non-bonded applications, this signal is internally connected to the local CGB.
pipe_tx_data_valid[(N-1):0]	In	tx_coreclkin	For Gen3, this signal is deasserted by the MAC to instruct the PHY to ignore tx_parallel_data for current clock cycle. A value of 1'b1 indicates the PHY should use the data. A value of 0 indicates the PHY should not use the data. Active High
pipe_eq_eval	In	tx_coreclkin	Assert high to start evaluation of the far end transmitter TX EQ settings. Active High
pipe_eq_invalidreq	In	tx_coreclkin	Assert high to indicate that the link partner TX EQ setting was out of range. Active High
pipe_eq_inprogress	In	tx_coreclkin	Assert high to indicate the MAC is in Phase 2 of Recovery.Equalization. Active High
<b>PIPE Output to PHY - MAC Layer</b>			
rx_parallel_data[31:0], [15:0], or [7:0]	Out	rx_coreclkin	The RX parallel data driven to the MAC.
<i>continued...</i>			



Port	Direction	Clock Domain	Description
			For Gen1 this can be 8 or 16 bits. For Gen2 this is 16 bits only. For Gen3 this is 32 bits. Refer to <a href="#">Table 107</a> on page 182 for more details.
rx_dataak[3:0], [1:0], or [0]	Out	rx_coreclkin	The data and control indicator. For Gen1 or Gen2, when 0, indicates that rx_parallel_data is data, when 1, indicates that rx_parallel_data is control. For Gen3, Bit[0] corresponds to rx_parallel_data[7:0], Bit[1] corresponds to rx_parallel_data[15:8], and so on. Refer to <a href="#">Table 107</a> on page 182 for more details.
pipe_rx_sync_hdr[(2N-1):0]	Out	rx_coreclkin	For Gen3, indicates whether the 130-bit block being transmitted is a Data or Control Ordered Set Block. The following encodings are defined: 2'b10: Data block 2'b01: Control Ordered Set block This value is read when pipe_rx_blk_start = 4'b0001. Refer to <a href="#">Section 4.2.2.1. Lane Level Encoding in the PCI Express Base Specification, Rev. 3.0</a> for a detailed explanation of data transmission and reception using 128b/130b encoding and decoding.
pipe_rx_blk_start[(N-1):0]	Out	rx_coreclkin	For Gen3, specifies the start block byte location for RX data in the 128-bit block data. Used when the interface between the PCS and PHY-MAC (FPGA Core) is 32 bits. Not used for Gen1 and Gen2 data rates. Active High
pipe_rx_data_valid[(N-1):0]	Out	rx_coreclkin	For Gen3, this signal is deasserted by the PHY to instruct the MAC to ignore rx_parallel_data for current clock cycle. A value of 1'b1 indicates the MAC should use the data. A value of 1'b0 indicates the MAC should not use the data. Active High
pipe_rx_valid[(N-1):0]	Out	rx_coreclkin	Asserted when RX data and control are valid.
pipe_phy_status[(N-1):0]	Out	rx_coreclkin	Signal used to communicate completion of several PHY requests. Active High
pipe_rx_elecidle[(N-1):0]	Out	Asynchronous	When asserted, the receiver has detected an electrical idle. Active High
pipe_rx_status[(3N-1):0]	Out	rx_coreclkin	Signal encodes receive status and error codes for the receive data stream and receiver detection. The following encodings are defined: 3'b000 - Receive data OK 3'b001 - 1 SKP added 3'b010 - 1 SKP removed 3'b011 - Receiver detected

**continued...**



Port	Direction	Clock Domain	Description
			3'b100 - Either 8B/10B or 128b/130b decode error and (optionally) RX disparity error 3'b101 - Elastic buffer overflow 3'b110 - Elastic buffer underflow 3'b111 - Receive disparity error, not used if disparity error is reported using 3'b100.
pipe_sw[1:0]	Out	N/A	Signal to clock generation buffer indicating the rate switch request. Use this signal for bonding mode only. For non-bonded applications this signal is internally connected to the local CGB. Active High. Refer to Table 107 on page 182 for more details.

**Table 107. Bit Mappings When the Simplified Interface Is Disabled**

Signal Name	Gen 1 (TX Byte Serializer and RX Byte Deserializer disabled)	Gen1 (TX Byte Serializer and RX Byte Deserializer in X2 mode), Gen2 (TX Byte Serializer and RX Byte Deserializer in X2 mode)	Gen3
tx_parallel_data	tx_parallel_data[7:0]	tx_parallel_data[18:11,7:0]	tx_parallel_data[56:49,47:40,18:11,7:0]
tx_dataak	tx_parallel_data[8]	tx_parallel_data[19,8]	tx_parallel_data[57,48,19,8]
pipe_tx_compliance[(N-1):0]	tx_parallel_data[9]	tx_parallel_data[9]	tx_parallel_data[9]
pipe_tx_elecidle[(N-1):0]	tx_parallel_data[10]	tx_parallel_data[10]	tx_parallel_data[10]
pipe_tx_detectrx_loopback[(N-1):0]	tx_parallel_data[20]	tx_parallel_data[20]	tx_parallel_data[20]
pipe_powerdown[(2N-1):0]	tx_parallel_data[22:21]	tx_parallel_data[22:21]	tx_parallel_data[22:21]
pipe_tx_margin[(3N-1):0]	tx_parallel_data[25:23]	tx_parallel_data[25:23]	tx_parallel_data[25:23]
pipe_tx_swing[(N-1):0]	tx_parallel_data[27]	tx_parallel_data[27]	tx_parallel_data[27]
pipe_tx_deemph[(N-1):0]	N/A	tx_parallel_data[26]	N/A
pipe_tx_sync_hdr[(2N-1):0]	N/A	N/A	tx_parallel_data[29:28]
pipe_tx_blk_start[(N-1):0]	N/A	N/A	tx_parallel_data[30]
pipe_tx_data_valid[(N-1):0]	N/A	N/A	tx_parallel_data[31]
pipe_rate[(2*N)-1:0]	tx_parallel_data[33:32]	tx_parallel_data[33:32]	tx_parallel_data[33:32]

**continued...**



Signal Name	Gen 1 (TX Byte Serializer and RX Byte Deserializer disabled)	Gen1 (TX Byte Serializer and RX Byte Deserializer in X2 mode), Gen2 (TX Byte Serializer and RX Byte Deserializer in X2 mode)	Gen3
pipe_rx_polarity[(N-1):0]	tx_parallel_data[34]	tx_parallel_data[34]	tx_parallel_data[34]
pipe_eq_eval	N/A	N/A	tx_parallel_data[35]
pipe_eq_inprogress	N/A	N/A	tx_parallel_data[36]
pipe_eq_invalidreq	N/A	N/A	tx_parallel_data[37]
pipe_g3_rxpresethint[(3N-1):0]	N/A	N/A	tx_parallel_data[60:58]
pipe_g3_txdeemph[(18N-1):0]	N/A	N/A	tx_parallel_data[78:61]
rx_parallel_data	rx_parallel_data[7:0]	rx_parallel_data[22:15,7:0]	rx_parallel_data[62:55,47:40,22:15,7:0]
rx_dataak	rx_parallel_data[8]	rx_parallel_data[23,8]	rx_parallel_data[63,48,23,8]
rx_syncstatus	rx_parallel_data[10]	rx_parallel_data[25,10]	rx_parallel_data[65,50,25,10]
pipe_phystatus[(N-1):0]	rx_parallel_data[32]	rx_parallel_data[32]	rx_parallel_data[32]
pipe_rx_valid[(N-1):0]	rx_parallel_data[33]	rx_parallel_data[33]	rx_parallel_data[33]
pipe_rx_status[(3N-1):0]	rx_parallel_data[36:34]	rx_parallel_data[36:34]	rx_parallel_data[36:34]
pipe_rx_sync_hdr[(2N-1):0]	N/A	N/A	rx_parallel_data[31:30]
pipe_rx_blk_start[(N-1):0]	N/A	N/A	rx_parallel_data[37]
pipe_rx_data_valid[(N-1):0]	N/A	N/A	rx_parallel_data[38]

**Related Links**

- [Using the Stratix 10 H-Tile Transceiver Native PHY IP Core](#) on page 108  
This section describes the use of the Intel-provided Transceiver Native PHY IP core. This Native PHY IP core is the primary design entry tool and provides direct access to Stratix 10 transceiver PHY features.
- [Intel PHY Interface for PCI Express \(PIPE\) Architecture](#)



2.6.1.10 fPLL Ports for PIPE

Table 108. fPLL Ports for PIPE

Port	Direction	Clock Domain	Description
pll_reflck0	In	N/A	Reference clock input port 0. There are five reference clock input ports. The number of reference clock ports available depends on the Number of PLL reference clocks parameter.
tx_serial_clk	Out	N/A	High speed serial clock output port for GX channels. Represents the x1 clock network. For Gen1x1, Gen2x1, connect the output from this port to the tx_serial_clk input of the native PHY IP. For Gen1x2, x4, x8, x16 use the tx_bonding_clocks output port to connect to the Native PHY IP. For Gen2x2, x4, x8, x16 use the tx_bonding_clocks output port to connect to the Native PHY IP. For Gen3x1, connect the output from this port to one of the two tx_serial_clk input ports on the native PHY IP. For Gen3x2, x4, x8, x16 connect the output from this port to the Auxiliary Master CGB clock input port of the ATX PLL IP.
pll_locked	Out	Asynchronous	Active high status signal which indicates if PLL is locked.
pll_pcie_clk	Out	N/A	This is the hclk required for PIPE interface. For Gen1x1, x2, x4, x8, x16 use this port to drive the hclk for the PIPE interface. For Gen2x1, x2, x4, x8, x16 use this port to drive the hclk for the PIPE interface. For Gen3x1, x2, x4, x8, x16 use the pll_pcie_clk from fPLL (configured as Gen1/Gen2) as the hclk for the PIPE interface.
pll_cal_busy	Out	Asynchronous	Status signal which is asserted high when PLL calibration is in progress. If this port is not enabled in the Transceiver PHY Reset Controller IP, then perform logical OR with this signal and the tx_cal_busy output signal from the Native PHY IP core to input the tx_cal_busy on the Transceiver PHY Reset Controller.
mcgb_aux_clk0	In	N/A	Used for Gen3 to switch between fPLL/ATX PLL during link speed negotiation. For gen3x2, x4, x8, x16, use the mcgb_aux_clk input port on the ATX PLL.
tx_bonding_clocks[5:0]	Out	N/A	Optional 6-bit bus which carries the low speed parallel clock outputs from the Master CGB. It is used for channel bonding, and represents the x6/xN clock network. For Gen1x1, this port is disabled. For Gen1x2, x4, x8, x16, connect the output from this port to the tx_bonding_clocks input on the Native PHY IP. For Gen2x1, this port is disabled.

**continued...**





Port	Direction	Clock Domain	Description
			For Gen2x2, x4, x8, x16 connect the output from this port to the tx_bonding_clocks input on the Native PHY IP. For Gen3x1, this port is disabled. For Gen3x2, x4, x8, x16, use the tx_bonding_clocks output from the ATX PLL to connect to the tx_bonding_clocks input of the Native PHY IP.
pcie_sw[1:0]	In	Asynchronous	2-bit rate switch control input used for PCIe protocol implementation. For Gen1, this port is N/A For Gen2x2, x4, x8, x16, connect the pipe_sw output from the Native PHY IP to this port. For Gen3x2, x4, x8, x16, connect the pipe_sw output from the Native PHY IP to this port. For Gen3x2, x4, x8, x16, this port is not used. You must use the pipe_sw from the Native PHY IP to drive the pcie_sw input port on the ATX PLL.
pcie_sw_done[1:0]	Out	Asynchronous	2-bit rate switch status output used for PCIe protocol implementation. For Gen1, this port is N/A. For Gen2x2, x4, x8, x16, connect the pcie_sw_done output from ATX PLL to the pipe_sw_done input of the Native PHY IP. For Gen3x2, x4, x8, x16 connect the pcie_sw_done output from ATX PLL to the pipe_sw_done input of the Native PHY IP.

### 2.6.1.11 ATX PLL Ports for PIPE

Table 109. ATX PLL Ports for PIPE

Port	Direction	Clock Domain	Description
pll_reflck0	In	N/A	Reference clock input port 0. There are five reference clock input ports. The number of reference clock ports available depends on the Number of PLL reference clocks parameter.
tx_serial_clk	Out	N/A	High speed serial clock output port for GX channels. Represents the x1 clock network. For Gen1x1, Gen2x1, connect the output from this port to the tx_serial_clk input of the Native PHY IP. For Gen1x2, x4, x8, x16, use the tx_bonding_clocks output port to connect to the Native PHY IP. For Gen2x2, x4, x8, x16, use the tx_bonding_clocks output port to connect to the Native PHY IP. For Gen3x1, connect the output from this port to one of the two tx_serial_clk input ports on the Native PHY IP.

*continued...*



Port	Direction	Clock Domain	Description
			For Gen3x2, x4, x8, x16, this port is not used. Use the tx_serial_clk output from the fPLL to drive the Auxiliary Master CGB clock input port of the ATX PLL.
pll_locked	Out	Asynchronous	Active high status signal which indicates if PLL is locked.
pll_pcie_clk	Out	N/A	This is the hclk required for PIPE interface. For Gen1x1,x2,x4,x8, x16, use this port to drive the hclk for the PIPE interface. For Gen2x1,x2,x4,x8, x16, use this port to drive the hclk for the PIPE interface. For Gen3x1,x2,x4,x8, x16, this port is not used. Use the pll_pcie_clk from fPLL (configured as Gen1/Gen2) as the hclk for the PIPE interface.
pll_cal_busy	Out	Asynchronous	Status signal which is asserted high when PLL calibration is in progress. If this port is not enabled in the Transceiver PHY Reset Controller, then perform logical OR with this signal and the tx_cal_busy output signal from the Native PHY IP to input the tx_cal_busy on the Transceiver PHY Reset Controller.
mcgb_aux_clk0	In	N/A	Used for Gen3 to switch between fPLL/ATX PLL during link speed negotiation. For gen3x2,x4,x8, x16, use the tx_serial_clk output port from fPLL (configured for Gen1/Gen2) to drive the mcgb_aux_clk input port on the ATX PLL.
tx_bonding_clocks[5:0]	Out	N/A	Optional 6-bit bus which carries the low speed parallel clock outputs from the Master CGB. Used for channel bonding, and represents the x6/xN clock network. For Gen1x1, this port is disabled. For Gen1x2,x4,x8, x16, connect the output from this port to the tx_bonding_clocks input on the Native PHY IP. For Gen2x1, this port is disabled For Gen2x2,x4,x8, x16, connect the output from this port to tx_bonding_clocks input on the Native PHY IP. For Gen3x1, this port is disabled. For Gen3x2,x4,x8, x16, use the tx_bonding_clocks output from the ATX PLL to connect to the tx_bonding_clocks input of the Native PHY IP.
pcie_sw[1:0]	In	Asynchronous	2-bit rate switch control input used for PCIe protocol implementation. For Gen1, this port is N/A. For Gen 2x2,x4,x8, x16, connect the pipe_sw output from the Native PHY IP to this port.

**continued...**



Port	Direction	Clock Domain	Description
			For Gen3x2,x4,x8, x16, use the <code>pipe_sw</code> output from the Native PHY IP to drive this port.
<code>pcie_sw_done[1:0]</code>	Out	Asynchronous	2-bit rate switch status output used for PCIe protocol implementation. For Gen1, this port is N/A. For Gen2x2, x4, x8, x16, connect the <code>pcie_sw_done</code> output from ATX PLL to <code>pipe_sw_done</code> input of the Native PHY IP. For Gen3x2, x4, x8, x16, <code>pcie_sw_done</code> output from ATX PLL to <code>pipe_sw_done</code> input of the Native PHY IP.

### 2.6.1.12 Preset Mappings to TX De-emphasis

**Table 110. Stratix 10 Preset Mappings to TX De-emphasis**

Preset	$C_{+1}$	$C_0$	$C_{-1}$
1	001111	101101	000000
2	001010	110010	000000
3	001100	110000	000000
4	001000	110100	000000
5	000000	111100	000000
6	000000	110110	000110
7	000000	110100	001000
8	001100	101010	000110
9	001000	101100	001000
10	000000	110010	001010
11	010110	100110	000000

Use the `pipe_g3_txdeemph[17:0]` port to select the transmitter de-emphasis. The 18 bits specify the following coefficients:

[5:0]:  $C_{-1}$


[11:6]:  $C_0$

[17:12]:  $C_{+1}$

### 2.6.1.13 How to Place Channels for PIPE Configurations

Instead of the fitter or software model, the hardware dictates all the placement restrictions. The restrictions are listed below:

- The channels must be contiguous for bonded designs.



- The master CGB is the only way to access x6 lines and must be used in bonded designs. The local CGB cannot be used to route clock signals to slave channels because the local CGB does not have access to x6 lines.
- Any transceiver channels that share a bank with active PCI Express interfaces that are Gen3 capable have the following restrictions. This includes both Hard IP and Soft IP implementations:
  - When VCCR\_GXB and VCCT\_GXB are set to 1.03 V or 1.12 V, the maximum data rate supported for the non-PCIe channels in those banks is 12.5 Gbps for chip-to-chip applications. These channels cannot be used to drive backplanes or for GT rates.

For ATX PLL placement restrictions, refer to the "Transmit PLL Recommendations Based on Data Rates" section of the *PLLs and Clock Networks* chapter.

### Related Links

[PLLs and Clock Networks](#) on page 215

#### 2.6.1.13.1 Master Channel in Bonded Configurations

For PCIe, both the PMA and PCS must be bonded. There is no need to specify the PMA Master Channel because of the separate Master CGB in the hardware. However, you must specify the PCS Master Channel through the Native PHY IP. You can choose any one of the data channels (part of the bonded group) as the logical PCS Master Channel.

*Note:* Whichever channel you pick as the PCS master, the fitter will select physical CH1 or CH4 of a transceiver bank as the master channel. This is because the ASN and Master CGB connectivity only exists in the hardware of these two channels of the transceiver bank.

**Table 111. Logical PCS Master Channel for PIPE Configuration**

PIPE Configuration	Logical PCS Master Channel # (default)
x1	1 <sup>25</sup>
x2	1 <sup>25</sup>
x4	2 <sup>25</sup>
x8	4 <sup>25</sup>
x16	8 <sup>25</sup>


The following figures show the default configurations:

---


<sup>25</sup> Ensure that the Logical PCS Master Channel aligns with Physical Channel 1 or 4 in a given transceiver bank.



Figure 116. x2 Configuration



**Note:** The physical channel 0 aligns with logical channel 0. The logical PCS Master Channel 1 is specified as Physical Channel 1.



**Figure 117. x4 Configuration**

The figure below shows an alternate way of placing 4 bonded channels. In this case, the logical PCS Master Channel number 2 must be specified as Physical channel 4.

	CH5		fPLL	Transceiver bank
	CH4	Master CGB	ATX PLL	
	CH3			
	CH2		fPLL	
	CH1	Master CGB	ATX PLL	
	CH0			
3	CH5	Data CH	fPLL	Transceiver bank
2	CH4	Master CH	Master CGB ATX PLL	
1	CH3	Data CH		
0	CH2	Data CH	fPLL	
	CH1	Master CGB	ATX PLL	
	CH0			
Logical Channel	Physical Channel			

**Figure 118. x8 Configuration**

For x8 configurations, Intel recommends you choose a master channel that is a maximum of four channels away from the farthest slave channel.


	CH5		fPLL	Transceiver bank
	CH4	Master CGB	ATX PLL	
	CH3			
	CH2		fPLL	
7	CH1	Data CH	Master CGB ATX PLL	
6	CH0	Data CH		
5	CH5	Data CH	fPLL	Transceiver bank
4	CH4	Master CH	Master CGB ATX PLL	
3	CH3	Data CH		
2	CH2	Data CH	fPLL	
1	CH1	Data CH	Master CGB ATX PLL	
0	CH0	Data CH		
Logical Channel	Physical Channel			



Figure 119. x16 Configuration


Logical Channel	Physical Channel	Channel Type	Block	PLL Type	Bank
15	CH5	Data CH		fPLL	Transceiver Bank
14	CH4	Data CH	Master CGB	ATX PLL	
13	CH3	Data CH			
12	CH2	Data CH		fPLL	
11	CH1	Data CH	Master CGB	ATX PLL	
10	CH0	Data CH			
9	CH5	Data CH		fPLL	Transceiver Bank
8	CH4	Master CH	Master CGB	ATX PLL	
7	CH3	Data CH			
6	CH2	Data CH		fPLL	
5	CH1	Data CH	Master CGB	ATX PLL	
4	CH0	Data CH			
3	CH5	Data CH		fPLL	Transceiver Bank
2	CH4	Data CH	Master CGB	ATX PLL	
1	CH3	Data CH			
0	CH2	Data CH		fPLL	
	CH1	Data CH	Master CGB	ATX PLL	
	CH0	Data CH			

**Note:** The physical channel 0 aligns with logical channel 0. The logical PCS master channel 4 is specified as Physical channel 4



**Figure 120. x4 Alternate Configuration**

The figure below shows an alternate way of placing 4 bonded channels. In this case, the logical PCS Master Channel number 2 must be specified as Physical channel 1.



As indicated in the figures above, the fitter picks either physical CH1 or CH4 as the PCS master in bonded configurations for PIPE.

**2.6.1.14 PHY IP Core for PCIe (PIPE) Link Equalization for Gen3 Data Rate**

Gen3 mode requires TX and RX link equalization because of the data rate, the channel characteristics, receiver design, and process variations. The link equalization process allows the Endpoint and Root Port to adjust the TX and RX setup of each lane to improve signal quality. This process results in Gen3 links with a receiver Bit Error Rate (BER) that is less than 10<sup>-12</sup>.

For detailed information about the four-stage link equalization procedure for 8.0 GT/s data rate, refer to Section 4.2.3 in the *PCI Express Base Specification, Rev 3.0*. A new LTSSM state, *Recovery.Equalization* with Phases 0–3, reflects progress through Gen3 equalization. Phases 2 and 3 of link equalization are optional. Each link must progress through all four phases, even if no adjustments occur. If you skip Phases 2 and 3, you will speed up link training at the expense of link BER optimization.

**Phase 0**

Phase 0 includes the following steps:





1. The upstream component enters Phase 0 of equalization during Recovery.Rcvrconfig by sending EQ TS2 training sets with starting presets for the downstream component. EQ TS2 training sets may be sent at 2.5 GT/s or 5 GT/s.
2. The downstream component enters Phase 0 of equalization after exiting Recovery.Speed at 8 GT/s. It receives the starting presets from the training sequences and applies them to its transmitter. At this time, the upstream component has entered Phase 1 and is operating at 8 GT/s.
3. To move to Phase 1, the receiver must have a BER <math>10^{-4}</math>. The receiver should be able to decode enough consecutive training sequences.
4. To move to Equalization Phase 1, the downstream component must detect training sets with Equalization Control (EC) bits set to 2'b01.

### Phase 1

During Phase 1 of the equalization process, the link partners exchange Full Swing (FS) and Low Frequency (LF) information. These values represent the upper and lower bounds for the TX coefficients. The receiver uses this information to calculate and request the next set of transmitter coefficients.

1. The upstream component moves to EQ Phase 2 when training sets with EC bits set to 2'b01 are captured on all lanes. It also sends EC=2'b10, starting pre-cursor, main cursor, and post-cursor coefficients.
2. The downstream component moves to EQ Phase 2 after detecting these new training sets.

Use the **pipe\_g3\_txdeemph[17:0]** port to select the transmitter de-emphasis. The 18 bits specify the following coefficients:

- [5:0]:  $C_{-1}$
- [11:6]:  $C_0$
- [17:12]:  $C_{+1}$

Refer to *Preset Mappings to TX De-emphasis* for the mapping between presets and TX de-emphasis.

### Phase 2 (Optional)

During Phase 2, the Endpoint tunes the TX coefficients of the Root Port. The TS1 Use Preset bit determines whether the Endpoint uses presets for coarse resolution or coefficients for fine resolution.

*Note:*

You cannot perform Phase 2 tuning, when you are using the PHY IP Core for PCI Express (PIPE) as an Endpoint. The PIPE interface does not provide any measurement metric to the Root Port to guide coefficient preset decision making. The Root Port should reflect the existing coefficients and move to the next phase. The default Full Swing (FS) value advertised by the Intel device is 40 and Low Frequency (LF) is 13.

If you are using the PHY IP Core for PCI Express (PIPE) as the Root Port, the Endpoint can tune the Root Port TX coefficients.

The tuning sequence typically includes the following steps:



1. The Endpoint receives the starting presets from the Phase 2 training sets sent by the Root Port.
2. The circuitry in the Endpoint receiver determines the BER. It calculates the next set of transmitter coefficients using FS and LF. It also embeds this information in the Training Sets for the Link Partner to apply to its transmitter.

The Root Port decodes these coefficients and presets, performs legality checks for the three transmitter coefficient rules and applies the settings to its transmitter and also sends them in the Training Sets. The three rules for transmitter coefficients are:

- a.  $|C_{-1}| \leq \text{Floor}(FS/4)$
- b.  $|C_{-1}| + C_0 + |C_{+1}| = FS$
- c.  $C_0 - |C_{-1}| - |C_{+1}| \geq LF$

Where:  $C_0$  is the main cursor (boost),  $C_{-1}$  is the pre-cursor (pre-shoot), and  $C_{+1}$  is the post-cursor (de-emphasis).

3. This process is repeated until the downstream component's receiver achieves a BER of  $< 10^{-12}$

### Phase 3 (Optional)

During this phase, the Root Port tunes the Endpoint's transmitter. This process is analogous to Phase 2 but operates in the opposite direction.

You cannot perform Phase 3 tuning, when you are using the PHY IP Core for PCI Express (PIPE) as a Root Port.

After Phase 3 tuning is complete, the Root Port moves to Recovery.RcvrLock, sending EC=2'b00, and the final coefficients or preset agreed upon in Phase 2. The Endpoint moves to Recovery.RcvrLock using the final coefficients or preset agreed upon in Phase 3.

### Recommendations for Tuning Link

To improve the BER of the receiver, Intel recommends that you turn on CTLE in triggered mode during Phase 2 Equalization for Endpoints or Phase 3 Equalization for Root Ports.

*Note:* Refer to the CTLE section of this document for more details.

### Related Links

- [Continuous Time Linear Equalization \(CTLE\)](#) on page 299
- [Preset Mappings to TX De-emphasis](#) on page 187
- [PCI Express Base Specification](#)

## 2.6.2 Interlaken

The Interlaken interface is supported with 1 to 24 lanes running at data rates up to 17.4 Gbps per lane on Stratix 10 devices. Interlaken is implemented using the Enhanced PCS.



Stratix 10 devices provide three preset variations for Interlaken in the Stratix 10 Transceiver Native PHY IP Parameter Editor:


- Interlaken 10x12.5 Gbps
- Interlaken 1x6.25 Gbps
- Interlaken 6x10.3 Gbps

Depending on the line rate, the Enhanced PCS can use a PMA to PCS interface width of 32, 40, or 64 bits.

The Native PHY IP core does not support double rate transfer option when configured in Interlaken.

**Figure 121. Transceiver Channel Datapath and Clocking for Interlaken**

This figure assumes the serial data rate is 12.5 Gbps and the PMA width is 40 bits.



**Related Links**

- [Interlaken Protocol Definition v1.2](#)
- [Interlaken Look-Aside Protocol Definition, v1.1](#)

**2.6.2.1 Interlaken Configuration Clocking and Bonding**

The Interlaken PHY layer solution is scalable and has flexible data rates. You can implement a single lane link or bond up to 24 lanes together. You can choose a lane data rate up to 17.4 Gbps for GX devices. You can also choose between different reference clock frequencies, depending on the PLL used to clock the transceiver. Refer to the *Stratix 10 Device Datasheet* for the minimum and maximum data rates that Stratix 10 transceivers can support at different speed grades.



You can use an ATX PLL or fPLL to provide the clock for the transmit channel. An ATX PLL has better jitter performance compared to an fPLL. You can use a channel PLL as a CMU PLL to clock only the non-bonded Interlaken transmit channels. However, when the channel PLL is used as a CMU PLL, the channel can only be used as a transmitter channel.

For the multi-lane Interlaken interface, TX channels are usually bonded together to minimize the transmit skew between all bonded channels. Currently, the x24 bonding scheme is available to support a multi-lane Interlaken implementation. If the system tolerates higher channel-to-channel skew, you can choose to not bond the TX channels.

To implement bonded multi-channel Interlaken, all channels must be placed contiguously. The channels may all be placed in one bank (if not greater than six lanes) or they may span several banks.

### Related Links

[Stratix 10 Device Datasheet](#)


#### 2.6.2.1.1 x24 Clock Bonding Scenario

The following figure shows a x24 bonding example supporting 10 lanes. Each lane is running at 12.5 Gbps. The first six TX channels reside in one transceiver bank and the other four TX channels reside in the adjacent transceiver bank. The ATX PLL provides the serial clock to the master CGB. The CGB then provides parallel and serial clocks to all of the TX channels inside the same bank and other banks through the x24 clock network.

Because of x24 clock network skew, the maximum achievable data rate decreases when TX channels span several transceiver banks.



Figure 122. 10X12.5 Gbps x24 Bonding



### 2.6.2.1.2 TX Multi-Lane Bonding and RX Multi-Lane Deskew Alignment State Machine

The Interlaken configuration sets the Enhanced PCS TX and RX FIFOs in Interlaken elastic buffer mode. In this mode of operation, TX and RX FIFO control and status port signals are provided to the FPGA fabric. Connect these signals to the MAC layer as required by the protocol. Based on these FIFO status and control signals, you can implement the multi-lane deskew alignment state machine in the FPGA fabric to control the transceiver RX FIFO block.

**Note:** You must also implement the soft bonding logic to control the transceiver TX FIFO block.


#### TX Soft Bonding Flow

The MAC layer logic and TX soft bonding logic control the writing of the Interlaken word to the TX FIFO with `tx_fifo_wr_en` input by monitoring the TX FIFO flags `tx_fifo_full`, `tx_fifo_pfull`, `tx_fifo_empty`, `tx_fifo_pempty`. On the TX FIFO read side, a read enable is controlled by the frame generator. If `tx_enh_frame_burst_en` is asserted high, the frame generator reads data from the TX FIFO.



A TX FIFO pre-fill stage must be implemented to perform the TX channel soft bonding. The following figure shows the state of the pre-fill process.


Figure 123. TX Soft Bonding Flow



The following figure shows that after deasserting tx\_digitalreset, TX soft bonding logic starts filling the TX FIFO until all lanes are full.



**Figure 124. TX FIFO Pre-fill (6-lane Interface)**



**Notes:**


1. `tx_fifo_wr_en` should be asserted 250ns after `tx_dll_lock` are asserted on all channels if multiple Interlaken channels are instantiated. `tx_fifo_wr_en` should be asserted as soon as `tx_dll_lock` is asserted if only a single Interlaken channel is instantiated.

After the TX FIFO pre-fill stage completes, the transmit lanes synchronize and the MAC layer begins to send valid data to the transceiver’s TX FIFO. You must never allow the TX FIFO to overflow or underflow. If it does, you must reset the transceiver and repeat the TX FIFO pre-fill stage.

For a single lane Interlaken implementation, TX FIFO soft bonding is not required.

The following figure shows the MAC layer sending valid data to the Native PHY after the pre-fill stage. `tx_enh_frame_burst_en` is asserted, allowing the frame generator to read data from the TX FIFO. The TX MAC layer can now control `tx_fifo_wr_en` and write data to the TX FIFO based on the FIFO status signals.

**Figure 125. MAC Sending Valid Data (6-lane Interface)**




**RX Multi-lane FIFO Deskew State Machine**

Add deskew logic at the receiver side to eliminate the lane-to-lane skew created at the transmitter of the link partner, PCB, medium, and local receiver PMA.

Implement a multi-lane alignment deskew state machine to control the RX FIFO operation based on available RX FIFO status flags and control signals.

Figure 126. State Flow of the RX FIFO Deskew




Each lane's `rx_fifo_rd_en` should remain deasserted before the RX FIFO deskew is completed. After frame lock is achieved (indicated by the assertion of `rx_enh_frame_lock`; this signal is not shown in the above state flow), data is written into the RX FIFO after the first alignment word (SYNC word) is found on that channel. Accordingly, the RX FIFO partially empty flag (`rx_fifo_pempty`) of that channel is asserted. The state machine monitors the `rx_fifo_pempty` and `rx_fifo_pfull` signals of all channels. If the `rx_fifo_pempty` signals from all channels deassert before any channels `rx_fifo_pfull` assert, which implies the SYNC word has been found on all lanes of the link, the MAC layer can start reading from all the RX FIFO by asserting `rx_fifo_rd_en` simultaneously. Otherwise, if the `rx_fifo_pfull` signal of any channel asserts high before the `rx_fifo_pempty` signals deassertion on all channels, the state machine needs to flush the RX FIFO by asserting `rx_fifo_align_clr` high for 4 cycles and repeating the soft deskew process.

The following figure shows one RX deskew scenario. In this scenario, all of the RX FIFO partially empty lanes are deasserted while the pfull lanes are still deasserted. This indicates the deskew is successful and the FPGA fabric starts reading data from the RX FIFO.





Figure 127. RX FIFO Deskew



### 2.6.3 Ethernet

The Ethernet standard comprises many different PHY standards with variations in signal transmission medium and data rates. The Native PHY IP core supports the 1G and 10G Ethernet data rates with different presets targeting different Ethernet applications as listed in the following table.

Data Rate	Transceiver Configuration Rule / Preset
1G	<ul style="list-style-type: none"> <li>Gigabit Ethernet</li> <li>Gigabit Ethernet 1588</li> </ul>
10G	<ul style="list-style-type: none"> <li>10GBASE-R</li> <li>10GBASE-R 1588</li> <li>10GBASE-R with KR FEC</li> <li>10GBASE-R Low Latency</li> </ul>

#### 2.6.3.1 10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with KR FEC Variants

10GBASE-R PHY is the Ethernet-specific physical layer running at a 10.3125-Gbps data rate as defined in Clause 49 of the IEEE 802.3-2008 specification. Stratix 10 transceivers can implement 10GBASE-R variants like 10GBASE-R with IEEE 1588v2, and with KR forward error correction (FEC).

The 10GBASE-R parallel data interface is the 10 Gigabit Media Independent Interface (XGMII) that interfaces with the Media Access Control (MAC), which has the optional Reconciliation Sub-layer (RS).


The following 10GBASE-R variants are available from presets:

- 10GBASE-R
- 10GBASE-R Low Latency
- 10GBASE-R 1588
- 10GBASE-R w/ KR-FEC



Intel recommends that you use the presets for selecting the suitable 10GBASE-R variants directly if you are configuring through the Native PHY IP core.

Figure 128. Transceiver Channel Datapath and Clocking for 10GBASE-R



- Notes:
1. Value based on the clock division factor chosen.
  2. Value calculated as data rate/PCS-PMA interface width.
  3. This block is in phase compensation mode for the 10GBASE-R configuration and phase measuring FIFO for the 10GBASE-R with 1588 configuration.
  4. This block is in 10GBASE-Rn mode for the 10GBASE-R configuration and register mode for the 10GBASE-R with 1588 configuration.

### 10GBASE-R with IEEE 1588v2

To use 10GBASE-R PHY with IEEE 1588v2, select the **10GBASE-R Register Mode** preset. The output clock frequency of `tx_clkout` and `rx_clkout` to the FPGA fabric is based on the PCS-PMA interface width. For example, if the PCS-PMA interface is 40-bit, `tx_clkout` and `rx_clkout` run at  $10.3125 \text{ Gbps}/40\text{-bit} = 257.8125 \text{ MHz}$ .

The 10GBASE-R PHY with IEEE 1588v2 creates the soft TX phase compensation FIFO and the RX clock compensation FIFO in the FPGA core. The effective XGMII data is running at 156.25 MHz interfacing with the MAC layer.


The IEEE 1588 Precision Time Protocol (PTP) is supported by the preset of the Native PHY IP core that configures 10GBASE-R PHY IP in IEEE-1588v2 mode. PTP is used for precise synchronization of clocks in applications such as:

- Distributed systems in telecommunications
- Power generation and distribution
- Industrial automation
- Robotics
- Data acquisition
- Test equipment
- Measurement



The protocol is applicable to systems communicating by local area networks including, but not limited to, Ethernet. The protocol enables heterogeneous systems that include clocks of various inherent precision, resolution, and stability to synchronize to a grandmaster clock.

Figure 129. Transceiver Channel Datapath and Clocking for 10GBASE-R with IEEE 1588v2



### 10GBASE-R with KR-FEC

Stratix 10 10GBASE-R has the optional FEC variant that also targets the 10GBASE-KR PHY. This provides a coding gain to increase the link budget and BER performance on a broader set of backplane channels as defined in Clause 69. It provides additional margin to account for variations in manufacturing and environment conditions. The additional TX FEC sublayer:

- Receives data from the TX PCS
- Transcodes 64b/66b words
- Performs encoding/framing
- Scrambles and sends the FEC data to the PMA


The RX FEC sublayer:

- Receives data from the PMA
- Performs descrambling
- Achieves FEC framing synchronization
- Decodes and corrects data where necessary and possible
- Recodes 64b/66b words and sends the data to the PCS

The 10GBASE-R with KR FEC protocol is a KR FEC sublayer placed between the PCS and PMA sublayers of the 10GBASE-R physical layer.



Figure 130. Transceiver Channel Datapath and Clocking for 10GBASE-R with KR FEC




Notes:  
1. Value is based on the clock division factor chosen.  
2. Value is calculated as data rate/PCS-PMA interface width.

The CMU PLL or the ATX PLLs generate the TX high speed serial clock.

Figure 131. Clock Generation and Distribution for 10GBASE-R with FEC Support

Example using a 64-bit PCS-PMA interface width.






### 2.6.3.1.1 The XGMII Interface Scheme in 10GBASE-R

The XGMII interface, specified by IEEE 802.3-2008, defines the 32-bit data and 4-bit wide control character. These characters are clocked between the MAC/RS and the PCS at both the positive and negative edge (double data rate – DDR) of the 156.25 MHz interface clock.

The transceivers do not support the XGMII interface to the MAC/RS as defined in the IEEE 802.3-2008 specification. Instead, they support a 64-bit data and 8-bit control single data rate (SDR) interface between the MAC/RS and the PCS.

**Figure 132. XGMII Interface (DDR) and Transceiver Interface (SDR) for 10GBASE-R Configurations**



**Note:** Clause 46 of the IEEE 802.3-2008 specification defines the XGMII interface between the 10GBASE-R PCS and the Ethernet MAC/RS.

The dedicated reference clock input to the variants of the 10GBASE-R PHY can be run at either 322.265625 MHz or 644.53125 MHz.

For 10GBASE-R, you must achieve 0 ppm of the frequency between the read clock of TX phase compensation FIFO (PCS data) and the write clock of TX phase compensation FIFO (XGMII data in the FPGA fabric). This can be achieved by using the same reference clock as the transceiver dedicated reference clock input as well as the reference clock input for a core PLL (fPLL, for example) to produce the XGMII clock. The same core PLL can be used to drive the RX XGMII data. This is because the RX clock compensation FIFO is able to handle the frequency ppm difference of  $\pm 100$  ppm between RX PCS data driven by the RX recovered clock and RX XGMII data.


**Note:** 10GBASE-R is the single-channel protocol that runs independently. Therefore Intel recommends that you use the presets for selecting the suitable 10GBASE-R variants directly. If it is being configured through the Native PHY IP, the channel bonding option should be disabled. Enabling the channel bonding for multiple channels could degrade the link performance in terms of TX jitter eye and RX jitter tolerance.

Refer to the *Enhanced PCS FIFO Operation* section for more information about 10GBASE-R configurations.

### 2.6.3.2 40GBASE-R with KR FEC Variant

The Native PHY IP core includes a configuration rule for the 40GBASE-R with KR FEC variant. 40GBASE-R is a four-channel protocol which uses four transceivers running at a 10.3125-Gbps data rate. Ethernet packets are stripped into four lanes and aligned at the receiving channels.

Figure 133. Transceiver Channel Datapath and Clocking for 40GBASE-R with KR FEC



## 2.7 Unused Transceiver Channels

Unused clock line performance in the transceiver clock network can degrade over time due to bias temperature instability (BTI). BTI is a general phenomenon of integrated circuits caused by a gradual shift of threshold voltage over time.

The high-speed clocks of the unused transceivers are affected. If the unused transceiver will not be used in the future, no action is needed. Refer to the *Resetting Transceiver Channels* chapter about how to properly assert and deassert the reset signals. Do not assert the `rx_analogreset` and `tx_analogreset` signals indefinitely.

You can automatically create clock activity on all unused RX channels by way of a Quartus Settings File (`.qsf`) variable. You can either:

- Make a global assignment:

```
set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON
```

- Use a per-pin assignment:

```
set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to pin_name
```



When you perform this procedure, the Quartus Prime software instantiates the clock data recovery (CDR) PLL corresponding to each unused receiver channel. The CDR PLL uses `OSC_CLK_1` as reference clock and is configured to run at 1 Gbps. To use `OSC_CLK_1` as reference clock, the pin must be assigned a 100- to 125-MHz clock. When you implement these assignments, it causes a power consumption increase per receiver channel. Please contact your local support center for details. When enabled, the automatically added CDR PLLs for unused receiver clocks appear in the **Total PLLs** section of the fitter summary report and the resource usage report. CDR PLLs and REFCLK muxes inserted appear in the GXB report.

If you do not perform this procedure, a critical warning similar to the following appears:

```
Critical Warning (17951): There are 32 unused RX channels in the design. If you intend to use these channels in the future, you must add the assignment 'set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON' in your QSF file. This assignment will preserve the performance of these channels over time.
```

To disable this warning, use the following assignment:

```
set_global_assignment -name MESSAGE_DISABLE 17951
```

## 2.8 Simulating the Stratix 10 H-Tile Transceiver Native PHY IP Core

Use simulation to verify the Native PHY transceiver functionality. The Quartus Prime Pro Edition software supports register transfer level (RTL) and gate-level simulation in both ModelSim®Intel and third-party simulators. You run simulations using your Quartus Prime project files.

The following simulation flows are available:

- Scripting IP Simulation—In this flow you perform the following actions:
  1. Run the `ip-setup-simulation` utility to generate a single simulation script that compiles simulation files for all the underlying IPs in your design. This script needs to be regenerated whenever you upgrade or modify IPs in the design.
  2. You create a top-level simulation script for compiling your testbench files and simulating the testbench. It will source the script generated in the first action. You do not have to modify this script even if you upgrade or modify the IPs in your design.
- Custom Flow—This flow allows you to customize simulation for more complex requirements. You can use this flow to compile design files, IP simulation model files, and Intel simulation library models manually.

You can simulate the following netlist:

- The RTL functional netlist—This netlist provides cycle-accurate simulation using Verilog HDL, SystemVerilog, and VHDL design source code. Intel and third-party EDA vendors provide the simulation models.

### Prerequisites to Simulation

Before you can simulate your design, you must have successfully passed Quartus Prime Pro Edition Analysis and Synthesis.




**Related Links**

[Simulating Intel Designs](#)

### 2.8.1 How to Specify Third-Party RTL Simulators

The following figure illustrates the high-level steps for using the NativeLink with Third-Party EDA RTL simulator.

**Figure 134. Using NativeLink with Third-Party Simulators**



Complete the following steps to specify the directory path and testbench settings for your simulator:





1. On the **Assignments** menu, click **Settings**, and then click **EDA Tool Settings**.
2. In the **Simulation** list, select your simulator. The following table lists the directories for supported third-party simulators:

**Table 112. Simulator Path**

Simulator	Path
Mentor Graphics ModelSim Mentor Graphics QuestaSim	<drive>:\<simulator install path>\win32 (Windows) /<simulator install path>/bin (Linux)
Synopsys VCS/VCS MX	/<simulator install path>/bin (Linux)
Cadence Incisive Enterprise	/<simulator install path>/tools/bin (Linux)
Aldec Active-HDL Aldec Riviera-Pro	<drive>:\<simulator install path>\bin (Windows) /<simulator install path>/bin (Linux)

3. To enable your simulator, on the **Tools** menu, click **Options** and then click **License Setup**. Make necessary changes for EDA tool licenses.
4. Compile your design and testbench files.
5. Load the design and run the simulation in the EDA tool.

To learn more about third-party simulators, click on the appropriate link below.

#### Related Links

- [Mentor Graphics ModelSim and QuestaSim Support](#)
- [Synopsys VCS and VCS MX Support](#)
- [Cadence Incisive Enterprise Simulator Support](#)
- [Aldec Active-HDL and Riviera-Pro Support](#)

## 2.8.2 Scripting IP Simulation

The Quartus Prime Pro Edition software supports the use of scripts to automate simulation processing in your preferred simulation environment. You can use your preferred scripting methodology to control simulation.

Intel recommends the use of a version-independent top-level simulation script to control design, testbench, and IP core simulation. Because Quartus Prime Pro Edition-generated simulation file names may change.

You can use the ip-setup simulation utility to generate or regenerate underlying setup scripts after any software or IP version upgrade or regeneration. Use of a top-level script and ip-setup-simulation eliminates the requirement to manually update simulation scripts.

### 2.8.2.1 Generating a Combined Simulator Setup Script

Qsys system generation creates the interconnect between components. It also generates files for synthesis and simulation, including the **.spd** files necessary for the ip-setup-simulation utility.

The Quartus Prime Pro Edition software provides utilities to help you generate and update IP simulation scripts. You can use the ip-setup-simulation utility to generate a combined simulator setup script, for all Intel FPGA IP in your design, for each supported simulator. You can subsequently rerun ip-setup-simulation to automatically



update the combined script. Each simulator's combined script file contains a rudimentary template that you can adapt for integration of the setup script into a top-level simulation script.

### Related Links

[Quartus Prime Pro Edition Handbook Volume 3: Verification](#)

Provides detailed information about the steps to generate top-level simulation script.

### 2.8.2.2 Steps for a .do file for Simulation

The following procedure shows the steps required to generate a **.do** file for simulation.

STEP 3: Generate IP Simulation setup script and create top\_level simulation script.

1. From the Quartus Prime Tools menu, select **Generate Simulator Setup Script for IP**.
2. In the **Generate Simulator Setup Script for IP** dialog box, do not enable **Compile all design files to the default library work**.
3. Leave **Use relative paths whenever possible** checked.
4. Click **OK**.
5. Once script generation is complete, in a file explorer window, go to the **project directory**.
6. Inside the **mentor directory**, open the file **msim\_setup.tcl** in a text editor.
7. In the **msim\_setupt.tcl** file, scroll up to the commented line that reads `# # TOP-LEVEL TEMPLATE - BEGIN`. Then scroll down to locate the line that reads `# # TOP-LEVEL TEMPLATE - END`.
8. Copy the two commented lines above and all of the lines between them to the clipboard.
9. Create a new text file in a text editor and paste the contents from the clipboard into this new file.  
  
Again, this new file should begin with `# # TOP-LEVEL TEMPLATE - BEGIN` and end with `# # TOP-LEVEL TEMPLATE - END`. (Doing so correctly aligns the upcoming modification instructions.)
10. Save the file as **mentor\_top.do** into the **project directory** (NOT the **mentor directory**).
11. Make the following modifications to **mentor\_top.do**:



- Uncomment line 11 of the **DO file**, the `setQSYS_SIMDIR...` command.  
Change `<script generation output directory>` to the project directory in which the simulation will run.
- Uncomment line 14, the `source $QSYS_SIMDIR/mentor/msim_setup.tcl` command.  
This command sources the ModelSim simulation setup script you generated.
- Uncomment line 20, the `dev_com` command.  
This command uses the `dev_com` alias to compile all of the device-specific simulation library files.
- Uncomment line 23, the `com` command.  
This command compiles all of the IP core-specific simulation files.
- Uncomment line 29, the `vlog` command.
- For this `vlog` command, type the following:  

```
vlog -work work -vlog01compat < all top_level design files
> <test bench>
```

  
This compiles the entire non-IP core files used in the simulation.
- Uncomment line 34, the `set TOP_LEVEL_NAME...` command. Replace `<simulation top >` with `<name of test bench file >`. Eg. if the test bench is **design\_tb.v**, then command should look like below  

```
set TOP_LEVEL_NAME design_tb
```
- Uncomment line 37, the `set USER_DEFINED_ELAB_OPTIONS...` command. Replace `<elaboration options>` with `voptargs="+acc"`.  
This line lets you specify arguments that get called with the simulator's `vsim` command. In particular, you are allowing for simulator optimization while maintaining full visibility of internal signals.
- Uncomment line 40, the `elab` command.
- This alias launches the simulation.
- Uncomment line 43, run `-a` command.

12. Save the file **mentor top.do**.

### 2.8.3 Custom Simulation Flow


The custom simulation flow allows you to customize the simulation process for more complex simulation requirements. This flow allows you to control the following aspects of your design:

- Component binding
- Compilation order
- Run commands
- IP cores
- Simulation library model files

The following figure illustrates the steps for custom flow simulation. If you use a simulation script, you can automate some of the steps.



Figure 135. Custom flow Simulation



### 2.8.3.1 How to Use the Simulation Library Compiler

The Simulation Library Compiler compiles Intel simulation libraries for supported simulation tools, and saves the simulation files in the output directory you specify.



**Note:** Because the software provides precompiled simulation libraries, you do not have to compile simulation libraries if you are using the software.

Complete the following steps to compile the simulation model libraries using the Simulation Library Compiler:

1. On the Tools menu, click **Launch Simulation Library Compiler**.
2. Under **EDA simulation tool**, for the **Tool name**, select your simulation tool.
3. Under **Executable location**, browse to the location of the simulation tool you specified. You must specify this location before you can run the EDA Simulation Library Compiler.
4. Under **Library families**, select one or more family names and move them to the **Selected families** list.
5. Under **Library language**, select **Verilog**, **VHDL**, or both.
6. In the **Output directory** field, specify a location to store the compiled libraries.
7. Click **Start Compilation**.

Complete the following steps to add the simulation files to your project:

1. On the Assignments menu, click **Settings**.
2. In the **Category** list, select **Files**.
3. Click **Browse** to open the **Select File** dialog box and select one or more files in the **Files** list to add to your project.
4. Click **Open**, and then **Add** to add the selected file(s) to your project.
5. Click **OK** to close the **Settings** dialog box.

#### Related Links

- [Preparing for EDA Simulation](#)
- [Intel Simulation Models](#)

### 2.8.3.2 Custom Simulation Scripts

You can automate simulations by creating customized scripts. You can generate scripts manually. In addition, you can use ip-setup-simulation utility to generate a simulation script as a template and then make the necessary changes. The following table shows a list of script directories NativeLink generates.

**Table 113. Custom Simulation Scripts for Third Party RTL Simulation**

Simulator	Simulation File	Use
Mentor Graphics ModelSim or QuestaSim	<b>/simulation/ modelsim/ modelsim_setup.do</b> Or <b>mentor/msim_setup.tcl</b>	Source directly with your simulator. Run <code>do msim_setup.tcl</code> , followed by <code>ld_debug</code> . If you have more than one IP, each IP has a dedicated <code>msim_setup.tcl</code> file. Make sure that you combine all the files included in the <code>msim_setup.tcl</code> files into one common <code>msim_setup.tcl</code> file.
Aldec Riviera Pro	<b>/simulation/ aldec/ rivierapro_setup.tcl</b>	Source directly with your simulator.

*continued...*



Simulator	Simulation File	Use
Synopsys VCS	<b>/simulation/synopsys/vcs/vcs_setup.sh</b>	Add your testbench file name to this file to pass the testbench file to VCS using the <code>-file</code> option. If you specify a testbench file for NativeLink and do not choose to simulate, NativeLink generates a script that runs VCS.
Synopsys VCS MX	<b>/simulation/synopsys/vcsmx/vcsmx_setup.sh</b>	Run this script at the command line using <code>quartus_sh -t &lt;script&gt;</code> . Any testbench you specify with NativeLink is included in this script.
Cadence Incisive (NCSim)	<b>/simulation/cadence/ncsim_setup.sh</b>	Run this script at the command line using <code>quartus_sh -t &lt;script&gt;</code> . Any testbench you specify with NativeLink is included in this script.



## 3 PLLs and Clock Networks


---

This chapter describes the transceiver phase locked loops (PLLs), internal clocking architecture, and the clocking options for the transceiver and the FPGA fabric interface.

Transceiver banks have six transceiver channels. There are two advanced transmit (ATX) PLLs, two fractional PLLs (fPLL), two CMU PLLs, and two Master clock generation blocks (CGB) in each bank.

The Stratix 10 transceiver clocking architecture supports both bonded and non-bonded transceiver channel configurations. Channel bonding is used to minimize the clock skew between multiple transceiver channels. For Stratix 10 transceivers, the term bonding can refer to PMA bonding as well as PMA and PCS bonding. For more details, refer to the *Channel Bonding* section.

Figure 136. Stratix 10 PLLs and Clock Networks



**Related Links**

- [H-Tile Layout in Stratix 10 Device Variants](#) on page 7
- [Channel Bonding](#) on page 253






### 3.1 PLLs

**Table 114. Transmit PLLs in Stratix 10 Devices**

PLL Type	Characteristics
Advanced Transmit (ATX) PLL	<ul style="list-style-type: none"> <li>• Best jitter performance</li> <li>• LC tank based voltage controlled oscillator (VCO)</li> <li>• Supports fractional synthesis mode (in cascade mode only)</li> <li>• Used for both bonded and non-bonded channel configurations</li> </ul>
Fractional PLL (fPLL)	<ul style="list-style-type: none"> <li>• Ring oscillator based VCO</li> <li>• Supports fractional synthesis mode</li> <li>• Used for both bonded and non-bonded channel configurations</li> </ul>
Clock Multiplier Unit (CMU) PLL or Channel PLL <sup>26</sup>	<ul style="list-style-type: none"> <li>• Ring oscillator based VCO</li> <li>• Used as an additional clock source for non-bonded applications</li> </ul>

**Figure 137. Transmit PLL Recommendation Based on Data Rates**



**Related Links**


[Using PLLs and Clock Networks](#) on page 257

#### 3.1.1 ATX PLL

The ATX PLL contains LC tank-based voltage controlled oscillators (VCOs). These LC VCOs have different frequency ranges to support a continuous range of operation. When driving the Transceiver directly, the ATX PLL only supports the integer mode. In cascade mode, the ATX PLL only supports the fractional mode.

<sup>26</sup> The CMU PLL or Channel PLL of channel 1 and channel 4 can be used as a transmit PLL or as a clock data recovery (CDR) block. The channel PLL of all other channels (0, 2, 3, and 5) can only be used as a CDR.

Figure 138. ATX PLL Block Diagram



**Note:**  
1. The Delta Sigma Modulator is engaged only when the ATX PLL is used in fractional mode.

### Input Reference Clock

This is the dedicated input reference clock source for the PLL.

The input reference clock can be driven from one of the following sources. The sources are listed in order of performance, with the first choice giving the highest performance.

- Dedicated reference clock pin
- Reference clock network
- Receiver input pin
- PLL cascade output
- Core clock network

The input reference clock is a differential signal. Intel recommends using the dedicated reference clock to the dedicated reference clock pin as the input reference clock source for the best jitter performance. The input reference clock must be stable and free-running at device power-up for proper PLL operation and PLL calibration. If the reference clock is not available at device power-up, then you must recalibrate the PLL when the reference clock is available.


**Note:** The ATX PLL calibration is clocked by the OSC\_CLK\_1 clock, which must be stable and available for calibration to proceed.

### Reference Clock Multiplexer

The reference clock (refclk) multiplexer selects the reference clock to the PLL from the various reference clock sources available.



**Figure 139. Reference Clock Multiplexer**



### N Counter

The N counter divides the `refclk` mux's output. The division factors supported are 1, 2, 4, and 8.

### Phase Frequency Detector (PFD)

The reference clock (`refclk`) signal at the output of the N counter block and the feedback clock (`fbclk`) signal at the output of the M counter block are supplied as inputs to the PFD. The output of the PFD is proportional to the phase difference between the `refclk` and `fbclk` inputs. It is used to align the `refclk` signal at the output of the N counter to the feedback clock (`fbclk`) signal. The PFD generates an "Up" signal when the reference clock's falling edge occurs before the feedback clock's falling edge. Conversely, the PFD generates a "Down" signal when the feedback clock's falling edge occurs before the reference clock's falling edge.

### Charge Pump and Loop Filter

The PFD output is used by the charge pump and loop filter (CP and LF) to generate a control voltage for the VCO. The charge pump translates the "Up" or "Down" pulses from the PFD into current pulses. The current pulses are filtered through a low pass filter into a control voltage that drives the VCO frequency. The charge pump, loop filter, and VCO settings determine the bandwidth of the ATX PLL.

### Lock Detector

The lock detector block indicates when the reference clock and the feedback clock are phase aligned. The lock detector generates an active high `pll_locked` signal to indicate that the PLL is locked to its input reference clock.

### Voltage Controlled Oscillator

The voltage controlled oscillator (VCO) used in the ATX PLL is LC tank based. The output of charge pump and loop filter serves as an input to the VCO. The output frequency of the VCO depends on the input control voltage. The output frequency is adjusted based on the output voltage of the charge pump and loop filter.

### L Counter

The L counter divides the differential clocks generated by the ATX PLL. The L counter is not in the feedback path of the PLL.



### M Counter

The M counter's output is the same frequency as the N counter's output. The VCO frequency is governed by the equation:

$$\text{VCO freq} = 2 * M * \text{input reference clock}/N$$

An additional divider divides the high speed serial clock output of the VCO by 2 before it reaches the M counter.

The M counter supports division factors in a continuous range from 8 to 127 in integer frequency synthesis mode and 11 to 123 in fractional mode.

### Delta Sigma Modulator

The fractional mode is only supported when the ATX PLL is configured as a cascade source for OTN and SDI protocols. The delta sigma modulator is used in fractional mode. It modulates the M counter divide value over time so that the PLL can perform fractional frequency synthesis. In fractional mode, the M value is as follows:

$M (\text{integer}) + K/2^{32}$ , where K is the Fractional multiply factor (K) in the ATX PLL IP Core Parameter Editor.

The legal values of K are greater than 1% and less than 99% of the full range of  $2^{32}$  and can only be manually entered in the ATX PLL IP Core Parameter Editor in the Quartus Prime Pro Edition.

The output frequencies can be exact when the ATX PLL is configured in fractional mode. Due to the K value 32-bit resolution, translating to 1.63 Hz step for a 7 GHz VCO frequency, not all desired fractional values can be achieved exactly. The lock signal is not available, when configured in fractional mode in k-precision mode ( $K < 0.1$  or  $K > 0.9$ ).

### Related Links

- [Calibration](#) on page 377  
Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.
- [ATX PLL IP Core - Parameters, Settings, and Ports](#) on page 225
- [ATX PLL](#) on page 217

#### 3.1.1.1 ATX PLL Spacing Requirements

When using ATX PLLs operating at the same VCO frequency or within 100 MHz, you must observe the spacing requirements listed in the following table.

**Table 115. ATX PLL Spacing Requirements**


ATX PLL Conditions	Spacing Requirement
ATX PLL VCO frequencies between <b>7.2 GHz and 11.4 GHz</b> , when two ATX PLLs operate at the same VCO frequency (within 100 MHz)	7 (skip 6)
ATX PLL VCO frequencies between <b>11.4 GHz and 14.4 GHz</b> , when two ATX PLLs driving a <b>GX channel</b> operate at the same VCO frequency (within 100 MHz)	4 (skip 3)
<i>continued...</i>	



ATX PLL Conditions	Spacing Requirement
ATX PLL VCO frequencies between <b>11.4 GHz and 14.4 GHz</b> , when two ATX PLLs driving a <b>GXT channel</b> operate at the same VCO frequency (within 100 MHz)	3 (skip 2)
Two ATX PLLs providing the serial clock for PCIe/PIPE Gen3	4 (skip 3)
Two ATX PLLs configured as cascade source for an OTN or SDI application	6 (skip 5)

There is no ATX PLL placement restriction across the tile.

Figure 140. ATX PLL Placement Example



### 3.1.1.2 Using the ATX PLL for GXT Channels

An ATX PLL can act as the transmit PLL for up to 6 GXT channels through a dedicated clock network. This is accomplished by instantiating 3 ATX PLL instances:

- Center ATX PLL is configured as a transmit PLL
- Top ATX PLL is configured as a GXT clock buffer, passing the center ATX PLL’s serial clock to the adjacent GXT channels
- Bottom ATX PLL is configured as a GXT clock buffer, passing the center ATX PLL’s serial clock to the adjacent GXT channels

No GXT clock buffer ATX PLLs are needed, if 2 GXT channels are required and they are adjacent (channels 0 and 1 in a bank and the transmit ATX PLL is located in the bottom of the bank or channels 3 and 4 in a bank and the transmit ATX PLL is located in the top of the bank) to the transmit ATX PLL. The same rule applies, if a single GXT channel is required.



*Note:* An ATX PLL can serve as the transmit PLL for up to 2 GXT channels in this Quartus Prime Pro – Stratix 10 Edition Beta software release. Ability to serve as transmit PLL for up to 6 GXT channels will be available in a future release of the Quartus Prime Pro Edition software.

A single GXT clock buffer ATX PLL is needed, if 4 GXT channels are required and they are adjacent (channels 0, 1, 3 and 4 in a bank or channels 0 and 1 in a bank and channels 3 and 4 in the bank below). The transmit ATX PLL can be the ATX PLL adjacent to the top or bottom 2 GXT channels. The same rule applies, if 3 GXT channels are required.

There are 5 ports in the Stratix 10 H-Tile ATX PLL IP to support GXT channels:


- `tx_serial_clk_gt` output port on transmit and GXT clock buffer ATX PLLs connects to the `tx_serial_clk` port in the Stratix 10 H-Tile Native PHY IP
- `gxt_output_to_abv_atx` output port on ATX PLLs configured as transmit PLLs, outputs the GXT serial clock to the above ATX PLL configured as a GXT clock buffer
- `gxt_output_to_blw_atx` output port on ATX PLLs configured as transmit PLLs, outputs the GXT serial clock to the below ATX PLL configured as a GXT clock buffer
- `gxt_input_from_blw_atx` input port on ATX PLLs configured as GXT clock buffer inputs the GXT serial clock from the below ATX PLL configured as a transmit PLL
- `gxt_input_from_abv_atx` input port on ATX PLLs configured as GXT clock buffer inputs the GXT serial clock from the above ATX PLL configured as a transmit PLL

Port `gxt_output_to_abv_atx` of the transmit ATX PLL needs to be connected to port `gxt_input_from_blw_atx` of the above GXT clock buffer ATX PLL.

Port `gxt_output_to_blw_atx` of the transmit ATX PLL needs to be connected to port `gxt_input_from_abv_atx` of the below GXT clock buffer ATX PLL.



Figure 141. ATX PLL GXT Clock Connection



**Note:** Only the `tx_serial_clk_gt` port is available in this Quartus Prime Pro – Stratix 10 Edition Beta software release. An ATX PLL can act as the transmit PLL for the two adjacent GXT channels. Clock buffer ATX PLL is not supported.

The ATX PLL can be configured in the following GXT modes:

- GXT transmit PLL with GXT clocks to adjacent GXT channels
- GXT transmit PLL with GXT clocks to GXT clock buffer ATX PLLs
- GXT transmit PLL with GXT clocks to adjacent GXT channels and GXT clock buffer ATX PLLs
- GXT clock buffer ATX PLL

To configure an ATX PLL as a GXT transmit PLL with GXT clocks to adjacent GXT channels:

- Set the **ATX PLL operation mode** dropdown as **GXT mode**
- Select the **Enable GXT local clock output port (`tx_serial_clk_gxt`)** checkbox
- Set the **GXT output clock source** dropdown as **Local ATX PLL**
- Set the ATX PLL input reference clock and datarate parameters

**Note:** These features are not supported in the current Quartus Prime Pro – Stratix 10 Edition Beta software release.

To configure an ATX PLL as a GXT transmit PLL with GXT clocks to GXT clock buffer ATX PLLs:



- Set the **ATX PLL operation mode** dropdown as **GXT mode**
- Select the **Enable GXT clock output port to above ATX PLL (gxt\_output\_to\_abv\_atx)** and/or **Enable GXT clock output port to below ATX PLL (gxt\_output\_to\_blw\_atx)** checkbox
- Select the **Enable GXT clock buffer to above ATX PLL** and/or **Enable GXT clock buffer to above ATX PLL** checkbox
- Set the **GXT output clock source** dropdown as **Disabled**
- Set the ATX PLL input reference clock and datarate parameters

To configure an ATX PLL as a GXT transmit PLL with GXT clocks to adjacent GXT channels and GXT clock buffer ATX PLLs:

- Set the **ATX PLL operation mode** dropdown as **GXT mode**
- Select the **Enable GXT local clock output port (tx\_serial\_clk\_gxt)** checkbox
- Set the **GXT output clock source** dropdown as **Local ATX PLL**
- Select the **Enable GXT output port to above ATX PLL (gxt\_output\_to\_abv\_atx)** and/or **Enable GXT output port to below ATX PLL (gxt\_output\_to\_blw\_atx)** checkbox
- Select the **Enable GXT clock buffer to above ATX PLL** and/or **Enable GXT clock buffer to above ATX PLL** checkbox
- Set the ATX PLL input reference clock and datarate parameters

To configure an ATX PLL as a GXT clock buffer ATX PLL:

- Set the **ATX PLL operation mode** dropdown as **GXT mode**
- Select the **Enable GXT local clock output port (tx\_serial\_clk\_gxt)** checkbox
- Set the **GXT output clock source** dropdown as **Input from ATX PLL above (gxt\_input\_from\_abv\_atx)** or **Input from ATX PLL below (gxt\_input\_from\_blw\_atx)**

An ATX PLL can be reconfigured between modes, but all needed ports must be enabled in the instance. ATX PLL reconfiguration will be supported in a future release of the Quartus Prime Pro Edition software.


### 3.1.1.3 Instantiating the ATX PLL IP Core

The Stratix 10 transceiver ATX PLL IP core provides access to the ATX PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the hardware.

1. Open the Quartus Prime Pro Edition software.
2. Click **Tools > IP Catalog**.
3. In **IP Catalog**, under **Library > Transceiver PLL >** , select **Stratix 10 Transceiver ATX PLL** and click **Add**.
4. In the **New IP Instance** dialog box, provide the IP instance name.
5. Select the **Stratix 10** device family.
6. Select the appropriate device and click **OK**.

The ATX PLL IP core **Parameter Editor** window opens.





### 3.1.1.4 ATX PLL IP Core - Parameters, Settings, and Ports

**Table 116. ATX PLL IP Core - Configuration Options, Parameters, and Settings**

Parameter	Range	Description
<b>Enable debug ports &amp; parameters</b>	<b>Off</b>	Deprecated
<b>Support mode</b>	<b>User_mode</b>	Deprecated
<b>Message level for rule violations</b>	<b>Error Warning</b>	Specifies the messaging level to use for parameter rule violations. <ul style="list-style-type: none"> <li>• <b>Error</b>—Causes all rule violations to prevent IP generation.</li> <li>• <b>Warning</b>—Displays all rule violations as warnings and will allow IP generation in spite of violations.</li> </ul>
<b>Protocol mode</b>	<b>Basic PCIe Gen1 PCIe Gen2 PCIe Gen3 SDI_cascade OTN_cascade</b>	Governs the internal setting rules for the VCO. This parameter is not a preset. You must set all other parameters for your protocol.
<b>Bandwidth</b>	<b>Low Medium High</b>	Specifies the VCO bandwidth. Higher bandwidth reduces PLL lock time, at the expense of decreased jitter rejection.
<b>Number of PLL reference clocks</b>	<b>1 to 5</b>	Specifies the number of input reference clocks for the ATX PLL. You can use this parameter for data rate reconfiguration.
<b>Selected reference clock source</b>	<b>0 to 4</b>	Specifies the initially selected reference clock input to the ATX PLL.
<b>VCCR_GXB and VCCT_GXB supply voltage for the Transceiver</b>	<b>1_0V, and 1_1V</b>	Specifies the Transceiver supply voltage.
<b>Primary PLL clock output buffer</b>	<b>GX clock output buffer/GXT clock output buffer</b>	Specifies which PLL output is active initially. <ul style="list-style-type: none"> <li>• <b>Enable PLL GX clock output port</b> and/or <b>Enable GT clock output port</b> must be selected if MCGB is not used.</li> </ul>
<b>Enable PLL GX clock output port</b>	<b>On/Off</b>	Enables the GX output port which feeds x1 clock lines. You must select this parameter for PLL output frequency less than 8.7 GHz, or if you intend to reconfigure the PLL to a frequency below 8.7 GHz. Turn ON this port if GX is selected in the <b>Primary PLL clock output buffer</b> .
<b>Enable PLL GT clock output port</b>	<b>On/Off</b>	Enable the clock port to drive the GXT clock network to GXT channels.
<b>Enable PCIe clock output port</b>	<b>On/Off</b>	Exposes the <code>pll_pcie_clk</code> port used for PCI Express. The port should be connected to the <code>pipe_hclk_input</code> port.
<b>Enable cascade clock output port</b>	<b>Off</b>	Deprecated
<b>Enable ATX to FPLL cascade clock output port</b>	<b>On/Off</b>	Enables the ATX to FPLL cascade clock output port.
<b>Enable clklow and fref ports</b>	<b>On/Off</b>	Enable the reference and feedback clock before the PFD
<b>PLL output frequency</b>	Refer to the Transceiver Performance Specifications	Use this parameter to specify the target output frequency for the PLL.

*continued...*



Parameter	Range	Description
	section of the Stratix 10 Device Datasheet	
<b>PLL integer reference clock frequency</b>	Refer to the GUI	Selects the input reference clock frequency for the PLL.
<b>Multiply factor (M-Counter)</b>	<b>Read only</b> For OTN_cascade or SDI_cascade, refer to the GUI	Displays the M-counter value. Specifies the M-counter value (In SDI_cascade or OTN_cascade Protocol mode only).
<b>Divide factor (N-Counter)</b>	<b>Read only</b> For SDI_cascade or OTN_cascade, refer to the GUI	Displays the N-counter value. For SDI_cascade or OTN_cascade, refer to the GUI.
<b>Divide factor (L-Counter)</b>	<b>Read only</b>	Displays the L-counter value.
<b>Predivide factor (L-Cascade Predivider)</b>	Refer to the GUI	Specifies the L-cascade predivider value. This value must be 2 for a VCO frequency greater than 10.46 GHz and 1 for a VCO frequency less than 10.46 GHz. (In SDI_cascade or OTN_cascade Protocol mode only).
<b>Fractional multiply factor (K)</b>	<b>Read only</b>	Displays the actual K-counter value. This parameter is only available in fractional mode.

**Table 117. ATX PLL IP Core - Master Clock Generation Block Parameters and Settings**

Parameter	Range	Description
<b>Include Master Clock Generation Block</b> <sup>27</sup>	<b>On/Off</b>	When enabled, includes a master CGB as a part of the ATX PLL IP core. The PLL output drives the Master CGB. This is used for x6/x24 bonded and non-bonded modes.
<b>Clock division factor</b>	<b>1, 2, 4, 8</b>	Divides the master CGB clock input before generating bonding clocks.
<b>Enable x6/x24 non-bonded high-speed clock output port</b>	<b>On/Off</b>	Enables the master CGB serial clock output port used for x6/x24 non-bonded modes.
<b>Enable PCIe clock switch interface</b>	<b>On/Off</b>	Enables the control signals for the PCIe clock switch circuitry. Used for PCIe clock rate switching.
<b>Enable mcgb_rst and mcgb_rst_stat ports</b>	<b>On/Off</b>	The parameter should be enabled when implementing PCIe Gen3 PIPE and OFF for all other protocols.
<b>Number of auxiliary MCGB clock input ports</b>	<b>0, 1</b>	Auxiliary input is used to implement the PCIe Gen3 PIPE protocol.
<b>MCGB input clock frequency</b>	<b>Read only</b>	Displays the master CGB's input clock frequency.
<b>MCGB output data rate.</b>	<b>Read only</b>	Displays the master CGB's output data rate.
<b>Enable bonding clock output ports</b>	<b>On/Off</b>	Enables the <b>tx_bonding_clocks</b> output ports of the master CGB used for channel bonding. This option should be turned ON for bonded designs.
<b>PMA interface width</b>	<b>8, 10, 16, 20, 32, 40, 64</b>	Specifies PMA-PCS interface width. Match this value with the PMA interface width selected for the Native PHY IP core. You must select a proper value for generating bonding clocks for the Native PHY IP core.

27 Manually enable the MCGB for bonding applications.



Table 118. ATX PLL IP Core - Generation Options

Parameter	Range	Description
Generate parameter documentation file	On/Off	Generates a .csv file which contains descriptions of ATX PLL IP core parameters and values.

Table 119. ATX PLL IP Core - Ports

Port	Direction	Clock Domain	Description
pll_refclk0	Input	N/A	Reference clock input port 0. There are a total of five reference clock input ports. The number of reference clock ports available depends on the <b>Number of PLL reference clocks</b> parameter.
pll_refclk1	Input	N/A	Reference clock input port 1.
pll_refclk2	Input	N/A	Reference clock input port 2.
pll_refclk3	Input	N/A	Reference clock input port 3.
pll_refclk4	Input	N/A	Reference clock input port 4.
tx_serial_clk	Output	N/A	High speed serial clock output port for GX channels. Represents the x1 clock network.
pll_locked	Output	Asynchronous	Active high status signal which indicates if the PLL is locked.
pll_pcie_clk	Output	N/A	Used for PCIe.
pll_cal_busy	Output	Asynchronous	Status signal which is asserted high when PLL calibration is in progress. OR this signal with <b>tx_cal_busy</b> port before connecting to the reset controller IP.
mcgb_aux_clk0	Input	N/A	Used for PCIe implementation to switch between fPLL and ATX PLL during link speed negotiation.
tx_bonding_clocks[5:0]	Output	N/A	Optional 6-bit bus which carries the low speed parallel clock outputs from the master CGB. Each transceiver channel in a bonded group has this 6-bit bus. Used for channel bonding, and represents the x6/x24 clock network.
mcgb_serial_clk	Output	N/A	High speed serial clock output for x6/x24 non-bonded configurations.
pcie_sw[1:0]	Input	Asynchronous	2-bit rate switch control input used for PCIe protocol implementation.
pcie_sw_done[1:0]	Output	Asynchronous	2-bit rate switch status output used for PCIe protocol implementation.

*continued...*

Port	Direction	Clock Domain	Description
atx_to_fpll_cascade_clk	Output	N/A	The ATX PLL output clock is used to drive fPLL reference clock input (only available in SDI_cascade or OTN_cascade protocol mode).
ext_lock_detect_clklow	Output	N/A	Clklow output for external lock detection. It can be exposed by selecting the <b>Enable clklow</b> and <b>fref port</b>
ext_lock_detect_fref	Output	N/A	Fref output for external lock detection. It can be exposed by selecting the <b>Enable clklow</b> and <b>fref port</b> .

**Related Links**

- [Calibration](#) on page 377  
Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.
- [Avalon Interface Specifications](#)


**3.1.2 fPLL**

The fractional PLL (fPLL) is used for generating clock frequencies for data rates up to 12.5 Gbps. It can support both integer and fractional frequency synthesis. The fPLL can be used as a transmit PLL for transceiver applications. The fPLL can be cascaded to either the ATX or another fPLL, or it can be used to drive the core clock network. There are two fPLLs in each transceiver bank.

For transceiver and PLL cascading applications, the fPLL can support continuous data rates from 1 Gbps to 12.5 Gbps in both integer and fractional frequency synthesis modes. PLL cascading enables additional flexibility in terms of reference clock selection.

When in core mode, for the fPLL to generate output clocks with a fixed frequency and phase relation to an input reference clock, the "Enable phase alignment" option must be selected. In the fractional frequency mode, the fPLL supports data rates from 1 Gbps to 12.5 Gbps.

**Figure 142. fPLL Block Diagram**





### Input Reference Clock

This is the dedicated input reference clock source for the PLL.

The input reference clock can be driven from one of the following sources. The sources are listed in order of performance, with the first choice giving the best jitter performance.

- Dedicated reference clock pin
- Reference clock network
- Receiver input pin
- PLL cascade output
- Core clock network

The input reference clock is a differential signal. Intel recommends using the dedicated reference clock pin as the input reference clock source for best jitter performance. The input reference clock must be stable and free-running at device power-up for proper PLL operation. If the reference clock is not available at device power-up, then you must recalibrate the PLL when the reference clock is available.

**Note:** The fPLL calibration is clocked by the `OSC_CLK_1` clock, which must be stable and available for the calibration to proceed. Refer to the *Calibration* section for details about PLL calibration and `OSC_CLK_1` clock.

### Reference Clock Multiplexer

The `refclk` mux selects the reference clock to the PLL from the various available reference clock sources.

### N Counter

The N counter divides the reference clock (`refclk`) mux's output. The N counter division helps lower the loop bandwidth or reduce the frequency within the phase frequency detector's (PFD) operating range. The N counter supports division factors from 1 to 32.

### Phase Frequency Detector

The reference clock (`refclk`) signal at the output of the N counter block and the feedback clock (`fbclk`) signal at the output of the M counter block are supplied as inputs to the PFD. The output of the PFD is proportional to the phase difference between the `refclk` and `fbclk` inputs. The PFD aligns the `fbclk` to the `refclk`. The PFD generates an "Up" signal when the reference clock's falling edge occurs before the feedback clock's falling edge. Conversely, the PFD generates a "Down" signal when the feedback clock's falling edge occurs before the reference clock's falling edge.

### Charge Pump and Loop Filter (CP + LF)

The PFD output is used by the charge pump and loop filter to generate a control voltage for the VCO. The charge pump translates the "Up"/"Down" pulses from the PFD into current pulses. The current pulses are filtered through a low pass filter into a control voltage that drives the VCO frequency.



### Voltage Controlled Oscillator

The fPLL has a ring oscillator based VCO. The VCO uses the following equation to transform the input control voltage into an adjustable frequency clock:

$$\text{VCO freq} = 2 * M * \text{input reference clock} / N$$

N and M are the N counter and M counter division factors.

### L Counter

The L counter divides the VCO's clock output. When the fPLL acts as a transmit PLL, the output of the L counter drives the clock generation block (CGB) and the TX PMA.

### M Counter

The M counter divides the VCO's clock output. The outputs of the M counter and N counter have same frequency. M counter range is 8 to 127 in integer mode and 11 to 124 in fractional mode.

### Delta Sigma Modulator

The fractional mode is only supported when the ATX PLL is configured as a cascade source for OTN and SDI protocols. The delta sigma modulator is used in fractional mode. It modulates the M counter divide value over time so that the PLL can perform fractional frequency synthesis. In fractional mode, the M value is as follows:

$M (\text{integer}) + K/2^{32}$ , where K is the Fractional multiply factor (K) in the ATX PLL IP Core Parameter Editor.

The legal values of K are greater than 1% and less than 99% of the full range of  $2^{32}$  and can only be manually entered in the ATX PLL IP Core Parameter Editor in the Quartus Prime Pro Edition.

The output frequencies can be exact when the ATX PLL is configured in fractional mode. Due to the K value 32-bit resolution, translating to 1.63 Hz step for a 7 GHz VCO frequency, not all desired fractional values can be achieved exactly. The lock signal is not available, when configured in fractional mode in k-precision mode ( $K < 0.1$  or  $K > 0.9$ ).

### C Counter

The fPLL C counter division factors range from 1 to 512.

### Dynamic Phase Shift

The dynamic phase shift block allows you to adjust the phase of the C counter in user mode. In fractional mode, dynamic phase shift is only available for the C counter.

### Latency

The C counter can be configured to select any VCO phase and a delay of up to 128 clock cycles. The selected VCO phase can be changed dynamically.

### Related Links

- [Calibration](#) on page 377



Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.

- [fPLL IP Core - Parameters, Settings, and Ports](#) on page 231

### 3.1.2.1 Instantiating the fPLL IP Core

The fPLL IP core for Stratix 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.

1. Open the Quartus Prime Pro Edition.
2. Click **Tools** ► **IP Catalog**.
3. In **IP Catalog**, under **Library** ► **Transceiver PLL**, select **Stratix 10 Transceiver fPLL** IP core and click **Add**.
4. In the **New IP Instance** dialog box, provide the IP instance name.
5. Select the **Stratix 10** device family.
6. Select the appropriate device and click **OK**.

The fPLL IP core **Parameter Editor** window opens.

### 3.1.2.2 fPLL IP Core Constraints

To implement the fPLL IP core, you must adhere to the following constraints:

- You must use `create_clock` constraints on fPLL reference clocks on the project's top-level SDC file.
- Any SDC design constraints referring to transceiver clocks must be listed after the transceiver Native PHY SDC file constraints.
- fPLL output clocks have no phase relationship to the reference clock when utilizing the fPLL output clocks for core usage. The fPLL output clocks of the clock divider are still in phase with each other, however.

### 3.1.2.3 fPLL IP Core - Parameters, Settings, and Ports

**Table 120. fPLL IP Core - Configuration Options, Parameters, and Settings**

Parameters	Range	Description
<b>fPLL Mode</b>	<b>Core</b> <b>Cascade Source</b> <b>Transceiver</b>	Specifies the fPLL mode of operation. Select <b>Core</b> to use fPLL as a general purpose PLL to drive the FPGA core clock network. Select <b>Cascade Source</b> to connect an fPLL to another PLL as a cascading source. Select <b>Transceiver</b> to use an fPLL as a transmit PLL for the transceiver block.
<b>Message level for rule violations</b>	<b>Error/Warning</b>	Sets rule checking level
<b>Protocol Mode</b>	<b>Basic</b> <b>PCIe Gen1</b> <b>PCIe Gen2</b> <b>PCIe Gen3</b> <b>SDI_cascade</b>	Governs the internal setting rules for the VCO. This parameter is not a preset. You must set all parameters for your protocol.

*continued...*




Parameters	Range	Description
	<b>OTN_cascade</b>	
<b>Bandwidth</b>	<b>Low Medium High</b>	Specifies the VCO bandwidth. Higher bandwidth reduces PLL lock time, at the expense of decreased jitter rejection.
<b>Number of PLL reference clocks</b>	<b>1 to 5</b>	Specify the number of input reference clocks for the fPLL.
<b>Selected reference clock source</b>	<b>0 to 4</b>	Specifies the initially selected reference clock input to the fPLL.
<b>Enable fractional mode</b>	<b>On/Off</b>	Enables the fractional frequency mode. This enables the PLL to output frequencies which are not integral multiples of the input reference clock.
<b>VCCR_GXB and VCCT_GXB supply voltage for the Transceiver</b>	<b>1_0V, and 1_1V</b>	Specifies the Transceiver supply voltage.
<b>PLL output frequency</b>	<b>User defined</b>	Displays the target output frequency for the PLL.
<b>PLL output datarate</b>	<b>Read-only</b>	Displays the PLL datarate.
<b>PLL integer/fractional reference clock frequency</b>	<b>User defined</b>	Set the fPLL's reference clock frequency for clock synthesis.
<b>Enable /1 output clock</b>	<b>On</b>	Output clock when fPLL is configured in core mode. No phase relationship to <code>refclk</code> . Always enabled.
<b>Enable /2 output clock</b>	<b>On/Off</b>	Optional output clock at half of the specified frequency when fPLL is configured in core mode. Phase aligned to output clock.
<b>Enable /4 output clock</b>	<b>On/Off</b>	Optional output clock at quarter of the specified frequency when fPLL is configured in core mode. Phase aligned to output clock.
<b>Configure counters manually</b>	<b>On/Off</b>	Selecting this option allows you to manually specify M, N, C and L counter values.
<b>Multiply factor (M-counter)</b>	<b>8 to 127 (integer mode) 11 to 123 (fractional mode)</b>	Specifies the multiply factor (M-counter).
<b>Divide factor (N-counter)</b>	<b>1 to 31</b>	Specifies the divide factor (N-counter).
<b>Divide factor (L-counter)</b>	<b>1, 2, 4, 8</b>	Specifies the divide factor (L-counter).
<b>Fractional multiply factor (K)</b>	<b>User defined</b>	Specifies the divide factor (K-counter).

**Table 121. fPLL—Master Clock Generation Block Parameters and Settings**

Parameters	Range	Description
<b>Include Master Clock Generation Block</b>	<b>On/Off</b>	When enabled, includes a master CGB as a part of the fPLL IP core. The PLL output drives the master CGB. This is used for x6/x24 bonded and non-bonded modes.
<b>Clock division factor</b>	<b>1, 2, 4, 8</b>	Divides the master CGB clock input before generating bonding clocks.
<b>Enable x6/x24 non-bonded high-speed clock output port</b>	<b>On/Off</b>	Enables the master CGB serial clock output port used for x6/x24 non-bonded modes.
<b>Enable PCIe clock switch interface</b>	<b>On/Off</b>	Enables the control signals used for PCIe clock switch circuitry.
<i>continued...</i>		





Parameters	Range	Description
<b>Enable mcgb_rst and mcgb_rst_stat ports</b>	<b>On/Off</b>	The mcgb_rst and mcgb_rst_stat ports are required when the transceivers are configured in PCIE Gen 3 x2/x4/x8/x16 PIPE mode.
<b>Number of auxiliary MCGB clock input ports</b>	<b>0-1</b>	The number should be set to 1 when the transceivers are configured in PCIE Gen 3 x2/x4/x8/x16 PIPE mode and 0 for all other modes.
<b>MCGB input clock frequency</b>	<b>Read only</b>	Displays the master CGB's required input clock frequency. You cannot set this parameter.
<b>MCGB output data rate</b>	<b>Read only</b>	Displays the master CGB's output data rate. You cannot set this parameter. This value is calculated based on MCGB input clock frequency and MCGB clock division factor.
<b>Enable bonding clock output ports</b>	<b>On/Off</b>	Enables the tx_bonding_clocks output ports of the Master CGB used for channel bonding. You must enable this parameter for bonded designs.
<b>PMA interface width</b>	<b>8, 10, 16, 20, 32, 40, 64</b>	Specifies the PMA-PCS interface width. Match this value with the PMA interface width selected for the Native PHY IP core. You must select a proper value for generating bonding clocks for the Native PHY IP core.


**Table 122. fPLL IP Core - Ports**

Port	Direction	Clock Domain	Description
pll_refclk0	input	N/A	Reference clock input port 0. There are five reference clock input ports. The number of reference clock ports available depends on the <b>Number of PLL reference clocks</b> parameter.
pll_refclk1	input	N/A	Reference clock input port 1.
pll_refclk2	input	N/A	Reference clock input port 2.
pll_refclk3	input	N/A	Reference clock input port 3.
pll_refclk4	input	N/A	Reference clock input port 4.
tx_serial_clk	output	N/A	High speed serial clock output port for GX channels. Represents the x1 clock network.
pll_locked	output	Asynchronous	Active high status signal which indicates if PLL is locked.
hssi_pll_cascade_clk	output	N/A	fPLL cascade clock output port
pll_pcie_clk	output	N/A	Used for PCIe.
pll_cal_busy	output	Asynchronous	Status signal which is asserted high when PLL calibration is in progress. Perform logical OR with this signal and the tx_cal_busy port on the reset controller IP.
mcgb_aux_clk0	input	N/A	Used for PCIe to switch between fPLL/ATX PLL during link speed negotiation.

*continued...*



Port	Direction	Clock Domain	Description
tx_bonding_clocks[5:0]	output	N/A	Optional 6-bit bus which carries the low speed parallel clock outputs from the Master CGB. Used for channel bonding, and represents the x6/x24 clock network.
mcgb_serial_clk	output	N/A	High speed serial clock output for x6/x24 non-bonded configurations.
pcie_sw[1:0]	input	Asynchronous	2-bit rate switch control input used for PCIe protocol implementation.
pcie_sw_done[1:0]	output	Asynchronous	2-bit rate switch status output used for PCIe protocol implementation.
atx_to_fpll_cascade_clk	input	N/A	Enables fPLL to ATX PLL cascading clock input port.
fpll_to_fpll_cascade_clk	output	N/A	fPLL to fPLL cascade output port (only in Core mode)
active_clk	output	N/A	Creates an output signal that indicates the input clock being used by the PLL. A logic Low on this signal indicates <code>refclk0</code> is being used and a logic High indicates <code>refclk1</code> is being used (only in Core mode with Clock Switchover enabled)
outclk_div1	output	N/A	Core output clock (only in Core mode). The frequency is the PLL output frequency. No phase relationship to <code>refclk</code> .
outclk_div2	output	N/A	Core output clock (only in Core mode). The frequency is half of the <code>outclk_div1</code> frequency. Phase aligned to <code>outclk_div1</code> .
outclk_div4	output	N/A	Core output clock (only in Core mode). The frequency is quarter of the <code>outclk_div1</code> frequency. Phase aligned to <code>outclk_div1</code> .
ext_lock_detect_clklow	output	N/A	Clklow output for external lock detection. It can be exposed by selecting the <b>Enable clklow</b> and <b>fref port</b> .
ext_lock_detect_fref	output	N/A	Fref output for external lock detection It can be exposed by selecting the <b>Enable clklow</b> and <b>fref port</b> .
phase_reset	input	N/A	Dynamic phase shift reset input signal. To be connected to DPS soft IP <code>phase_reset</code> output.
<i>continued...</i>			



Port	Direction	Clock Domain	Description
phase_en	input	N/A	Dynamic phase shift enable input signal. To be connected to DPS soft IP phase_en output.
updn	input	N/A	Dynamic phase shift updn input signal. To be connected to DPS soft IP updn output.
cntsel[3:0]	input	N/A	Dynamic phase shift counter bus. To be connected to DPS soft IP cntsel output bus.

**Related Links**

- [Calibration](#) on page 377  
Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.
- [Reconfiguration Interface and Dynamic Reconfiguration](#) on page 341  
This chapter explains the purpose and the use of the Stratix 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.
- [Avalon Interface Specifications](#)

**3.1.3 CMU PLL**


The clock multiplier unit (CMU) PLL resides locally within each transceiver channel. The channel PLL's primary function is to recover the receiver clock and data in the transceiver channel. In this case the PLL is used in clock and data recovery (CDR) mode.

When the channel PLL of channel 1 or channel 4 is configured in the CMU mode, the channel PLL can drive the local clock generation block (CGB) of its own channel. However, when the channel PLL is used as a CMU PLL, the channel can only be used as a transmitter channel because the CDR block is not available to recover the received clock and data.

The CMU PLL from transceiver channel 1 and channel 4 can also be used to drive other transceiver channels within the same transceiver bank. The CDR of channels 0, 2, 3, and 5 cannot be configured as a CMU PLL.

For data rates lower than 6 Gbps, the local CGB divider has to be engaged (TX local division factor in transceiver PHY IP under the TX PMA tab).

**Figure 143. CMU PLL Block Diagram**





### Input Reference Clock

The input reference clock for a CMU PLL can be sourced from either the reference clock network or a receiver input pin. The input reference clock is a differential signal. The input reference clock must be stable and free-running at device power-up for proper PLL operation. If the reference clock is not available at device power-up, then you must recalibrate the PLL when the reference clock is available.

*Note:* The CMU PLL calibration is clocked by the `OSC_CLK_1` clock which must be stable and available for calibration to proceed.

### Reference Clock Multiplexer (Refclk Mux)

The refclk mux selects the input reference clock to the PLL from the various reference clock sources available.

### N Counter

The N counter divides the refclk mux's output. The N counter division helps lower the loop bandwidth or reduce the frequency to within the phase frequency detector's (PFD) operating range. Possible divide ratios are 1 (bypass), 2, 4, and 8.

### Phase Frequency Detector (PFD)

The reference clock (`refclk`) signal at the output of the N counter block and the feedback clock (`fbclk`) signal at the output of the M counter block is supplied as an input to the PFD. The PFD output is proportional to the phase difference between the two inputs. It aligns the input reference clock (`refclk`) to the feedback clock (`fbclk`). The PFD generates an "Up" signal when the reference clock's falling edge occurs before the feedback clock's falling edge. Conversely, the PFD generates a "Down" signal when feedback clock's falling edge occurs before the reference clock's falling edge.

### Charge Pump and Loop Filter (CP + LF)

The PFD output is used by the charge pump and loop filter to generate a control voltage for the VCO. The charge pump translates the "Up"/"Down" pulses from the PFD into current pulses. The current pulses are filtered through a low pass filter into a control voltage which drives the VCO frequency.

### Voltage Controlled Oscillator (VCO)

The fundamental VCO frequency range covers 7 GHz to 14 GHz. Lower frequencies can be obtained using the L counter.

### L Counter

The L counter divides the differential clocks generated by the CMU PLL. The division factors supported are 1 and 2.

### M Counter

The M counter is used in the PFD's feedback path. The output of the L counter is connected to the M counter. The combined division ratios of the L counter and the M counter determine the overall division factor in the PFD's feedback path.

### Lock Detector (LD)



The lock detector indicates when the CMU PLL is locked to the desired output's phase and frequency. The lock detector XORs the Up/Down pulses and indicates when the M counter's output and N counter's output are phase-aligned.

The reference clock (`refclk`) and feedback clock (`fbclk`) are sent to the PCS's ppm detector block. There is a pre-divider to lower the frequency in case the frequency is too high.

### Related Links

[Calibration](#) on page 377

Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.

#### 3.1.3.1 Instantiating CMU PLL IP Core

The CMU PLL IP core for Stratix 10 transceivers provides access to the CMU PLLs in hardware. One instance of the CMU PLL IP core represents one CMU PLL in hardware.

1. Open the Quartus Prime Pro Edition.
2. Click **Tools** ► **IP Catalog**.
3. In **IP Catalog**, under **Library** ► **Transceiver PLL**, select **Stratix 10 Transceiver CMU PLL** and click **Add**.
4. In the **New IP Instance Dialog Box**, provide the IP instance name.
5. Select **Stratix 10** device family.
6. Select the appropriate device and click **OK**.

The CMU PLL IP core **Parameter Editor** window opens.

#### 3.1.3.2 CMU PLL IP Core - Parameters, Settings, and Ports

**Table 123. CMU PLL IP Core - Parameters and Settings**

Parameters	Range	Description
<b>Number of PLL reference clocks</b>	<b>1 to 5</b>	Specifies the number of input reference clocks for the CMU PLL. You can use this parameter for data rate reconfiguration.
<b>Selected reference clock source</b>	<b>0 to 4</b>	Specifies the initially selected reference clock input to the CMU PLL.
<b>Bandwidth</b>	<b>Low Medium High</b>	Specifies the VCO bandwidth. Higher bandwidth reduces PLL lock time, at the expense of decreased jitter rejection.
<b>PLL reference clock frequency</b>	Refer to the GUI	Selects the input reference clock frequency for the PLL.
<b>PLL output frequency</b>	Refer to the GUI	Specify the target output frequency for the PLL.

**Table 124. CMU PLL IP Core - Ports**

Port	Range	Clock Domain	Description
<code>pll_refclk0</code>	input	N/A	Reference clock input port 0.
<i>continued...</i>			



Port	Range	Clock Domain	Description
			There are 5 reference clock input ports. The number of reference clock ports available depends on the <b>Number of PLL reference clocks</b> parameter.
pll_refclk1	input	N/A	Reference clock input port 1.
pll_refclk2	input	N/A	Reference clock input port 2.
pll_refclk3	input	N/A	Reference clock input port 3.
pll_refclk4	input	N/A	Reference clock input port 4.
tx_serial_clk	output	N/A	High speed serial clock output port for GX channels. Represents the x1 clock network.
pll_locked	output	Asynchronous	Active high status signal which indicates if PLL is locked.
pll_cal_busy	output	Asynchronous	Status signal that is asserted high when PLL calibration is in progress. Perform logical OR with this signal and the tx_cal_busy port on the reset controller IP.

### Related Links

- [Reconfiguration Interface and Dynamic Reconfiguration](#) on page 341  
This chapter explains the purpose and the use of the Stratix 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.
- [Calibration](#) on page 377  
Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.
- [Avalon Interface Specifications](#)

## 3.2 Input Reference Clock Sources

The transmitter PLL and the clock data recovery (CDR) block need an input reference clock source to generate the clocks required for transceiver operation. The input reference clock must be stable and free-running at device power-up for proper PLL calibrations.

Stratix 10 transceiver PLLs have five possible input reference clock sources, depending on jitter requirements:

- Dedicated reference clock pins
- Receiver input pins
- Reference clock network
- PLL cascade output
- Core clock network




Intel recommends using the dedicated reference clock pins and the reference clock network for the best jitter performance.

The following protocols require you to place the reference clock in the same bank as the transmit PLL:

- OTU2e, OTU2, OC-192 and 10G PON
- 6G and 12G SDI

All ATX PLLs driving GXT channels require the reference clock to be placed in the same bank.

**Figure 144. Input Reference Clock Sources**



- Note :** (1) You can choose only one of the three RX pins to be used as an input reference clock source. Any RX pin on the same side of the device can be used as an input reference clock.  
 (2) Dedicated refclk pin can be used as an input reference clock source only for ATX or fPLL or to the reference clock network. Reference clock network can then drive the CMU PLL.  
 (3) The output of another PLL can be used as an input reference clock source during PLL cascading. Stratix 10 transceivers support fPLL to fPLL, fPLL to ATX PLL, and fPLL to CMU cascading.


**Note:** In Stratix 10 devices, the FPGA fabric core clock network can be used as an input reference source for any PLL type.

### 3.2.1 Dedicated Reference Clock Pins

To minimize the jitter, the advanced transmit (ATX) PLL and the fractional PLL (fPLL) can source the input reference clock directly from the reference clock buffer without passing through the reference clock network. The input reference clock is also fed into the reference clock network.

**Figure 145. Dedicated Reference Clock Pins**

There are two dedicated reference clock (`refclk`) pins available in each transceiver bank. The bottom `refclk` pin feeds the bottom ATX PLL, fPLL, and CMU PLL. The top `refclk` pin feeds the top ATX PLL, fPLL, and CMU PLL. The dedicated reference clock pins can also drive the reference clock network.



⋮

### 3.2.2 Receiver Input Pins

Receiver input pins can be used as an input reference clock source to transceiver PLLs. However, they cannot be used to drive core fabric.

The receiver input pin drives the reference clock network, which can then feed any number of transmitter PLLs on the same tile. When a receiver input pin is used as an input reference clock source, the clock data recovery (CDR) block of that channel is not available. As indicated in [Input Reference Clock Sources](#) on page 238, only one RX differential pin pair per three channels can be used as an input reference clock source at any given time.





### 3.2.3 PLL Cascading as an Input Reference Clock Source

In PLL cascading, PLL outputs are connected to the feedback and cascading clock network. The input reference clock to the first PLL can be sourced from the same network. In this mode, the output of one PLL drives the reference clock input of another PLL. PLL cascading can generate frequency outputs not normally possible with a single PLL solution. The transceivers in Stratix 10 devices support fPLL to fPLL, fPLL to CMU PLL, or fPLL to ATX PLL cascading. ATX PLL to fPLL cascading is available to OTN and SDI protocols only.

*Note:*

- To successfully complete the calibration process, the reference clocks driving the PLLs (ATX PLL, fPLL, CDR/CMU PLL) must be stable and free running at start of FPGA configuration. Otherwise, recalibration will be necessary.
- When the fPLL is used as a cascaded fPLL (downstream fPLL), a user recalibration on the fPLL is required. Refer to "User Recalibration" section in "Calibration" chapter for more information.

### 3.2.4 Reference Clock Network

The reference clock network distributes a reference clock source to the entire transceiver tile. This allows any reference clock pin to drive any transmitter PLL on the same side of the device. Designs using multiple transmitter PLLs which require the same reference clock frequency and are located in the same tile, can share the same dedicated reference clock (`refclk`) pin.

### 3.2.5 Core Clock as an Input Reference Clock

The core clock can be used as an input reference clock for any PLL type.

The core clock network routes the clock directly to the PLL. In this case the PLL reference clock network is not used. For best performance, use the dedicated reference clock pins or the reference clock network.

## 3.3 Transmitter Clock Network

The transmitter clock network routes the clock from the transmitter PLL to the transmitter channel. It provides two types of clocks to the transmitter channel:

- High-Speed Serial Clock—high-speed clock for the serializer.
- Low-Speed Parallel Clock—low-speed clock for the serializer and the PCS.

In a bonded channel configuration, both the serial clock and the parallel clock are routed from the transmitter PLL to the transmitter channel. In a non-bonded channel configuration, only the serial clock is routed to the transmitter channel, and the parallel clock is generated locally within the channel. To support various bonded and non-bonded clocking configurations, four types of transmitter clock network lines are available:


- x1 clock lines
- x6 clock lines
- x24 clock lines
- PLL Direct Connect Clock Network

### 3.3.1 x1 Clock Lines

The x1 clock lines route the high speed serial clock output of a PLL to any channel within a transceiver bank. The low speed parallel clock is then generated by that particular channel's local clock generation block (CGB). Non-bonded channel configurations use the x1 clock network.

The x1 clock lines can be driven by the ATX PLL, fPLL, or by either one of the two channel PLLs (channel 1 and 4 when used as a CMU PLL) within a transceiver bank.

Figure 146. x1 Clock Lines






### 3.3.2 x6 Clock Lines

The x6 clock lines route the clock within a transceiver bank. The x6 clock lines are driven by the master CGB. The master CGB can only be driven by the ATX PLL or the fPLL. Because the CMU PLLs cannot drive the master CGB, the CMU PLLs cannot be used for bonding purposes. There are two x6 clock lines per transceiver bank, one for each master CGB. Any channel within a transceiver bank can be driven by the x6 clock lines.

For bonded configuration mode, the low speed parallel clock output of the master CGB is used and the local CGB within each channel is bypassed. For non-bonded configurations, the master CGB can also provide a high speed serial clock output to each channel without bypassing the local CGB within each channel.

The x6 clock lines also drive the x24 clock lines which route the clocks to the neighboring transceiver banks.

Figure 147. x6 Clock Lines



### 3.3.3 x24 Clock Lines


The x24 clock lines route the transceiver clocks across multiple transceiver banks within the same transceiver tile.

The master CGB drives the x6 clock lines and the x6 clock lines drive the x24 clock lines. There are two x24 clock lines: x24 Up and x24 Down. x24 Up clock lines route the clocks to transceiver banks located above the current bank. x24 Down clock lines route the clocks to transceiver banks located below the current bank.



The x24 clock lines can be used in both bonded and non-bonded configurations. For bonded configurations, the low-speed parallel clock output of the master CGB is used, while the local CGB within each channel is bypassed. For non-bonded configurations, the master CGB provides a high-speed serial clock output to each channel.

Figure 148. x24 Clock Network



The maximum channel span of a x24 clock network is two transceiver banks above and two transceiver banks below the bank that contains the driving PLL and the master CGB. A maximum of 24 channels can be used in a single bonded or non-bonded x24 group.



The maximum data rate supported by the x24 clock network while driving channels in either the bonded or non-bonded mode depends on the voltage used to drive the transceiver banks.

#### Related Links

##### [Stratix 10 Device Datasheet](#)

Refer to the "H-Tile Transceiver Clock Network Maximum Data Rate Specifications—Preliminary" table in the Stratix 10 Device Datasheet

### 3.3.4 PLL Direct Connect Clock Network

The PLL Direct Connect Clock Network allows ATX PLL to drive up to 6 GXT channels at up to 28.3 Gbps in non-bonded mode. The top ATX PLL in a bank can drive:

- Channels 0, 1, 3, 4 in the bank
- Channels 0, 1 in the bank above in the same H-Tile

The bottom ATX PLL in a bank can drive:

- Channels 0, 1, 3, 4 in the bank
- Channels 3, 4 in the bank below in the same H-Tile

Additional information will be added in the future H-Tile user guide release.

*Note:* For Quartus Prime Pro – Stratix 10 Edition Beta software release, the top ATX PLL in a bank can drive channels 3 and 4 in the bank. The bottom ATX PLL in a bank can drive channels 0 and 1 in the bank.

### 3.4 Clock Generation Block


In Stratix 10 devices, there are two types of clock generation blocks (CGBs)

- Local clock generation block (local CGB)
- Master clock generation block (master CGB)

Each transmitter channel has a local clock generation block (CGB). For non-bonded channel configurations, the serial clock generated by the transmit PLL drives the local CGB of each channel. The local CGB generates the parallel clock used by the serializer and the PCS.

There are two standalone master CGBs within each transceiver bank. The master CGB provides the same functionality as the local CGB within each transceiver channel. The output of the master CGB can be routed to other channels within a transceiver bank using the x6 clock lines. The output of the master CGB can also be routed to channels in other transceiver banks using the x24 clock lines. Each transmitter channel has a multiplexer to select its clock source from either the local CGB or the master CGB.

Figure 149. Clock Generation Block and Clock Network



The local clock for each transceiver channel can be sourced from either the local CGB via the x1 network, or the master CGB via the x6/x24 network. For example, as shown by the red highlighted path, the fPLL 1 drives the x1 network which in turn drives the master CGB. The master CGB then drives the x6 clock network which routes the clocks to the local channels. As shown by the blue highlighted path, the ATX PLL 0 can also drive the x1 clock network which can directly feed a channel's local CGB. In this case, the low speed parallel clock is generated by the local CGB.

**Related Links**


[Clock Generation Block \(CGB\) on page 21](#)

### 3.5 FPGA Fabric-Transceiver Interface Clocking

The FPGA fabric-transceiver interface consists of clock signals from the FPGA fabric into the transceiver and clock signals from the transceiver into the FPGA fabric. From the fabric to the transceiver, clocks from the row clock networks can be selected as the clock input. From the transceiver to the fabric, the Horizontal/Vertical clock lines (local routing between the transceiver and the FPGA fabric) can be driven.

The transmitter channel forwards a parallel output clock `tx_clkout` to the FPGA fabric to clock the transmitter data and control signals into the transmitter. The receiver channel forwards a parallel output clock `rx_clkout` to the FPGA fabric to clock the data and status signals from the receiver into the FPGA fabric. Based on the receiver channel configuration, the parallel output clock is recovered from either the receiver serial data or the `rx_clkout` clock (in configurations without the rate matcher) or the `tx_clkout` clock (in configurations with the rate matcher).

Figure 150. FPGA Fabric—Transceiver Interface Clocking



The Standard PCS `tx_clkout` and `tx_clkout2` outputs can be driven from the following sources:





- PCS clkout (tx)
- PCS clkout x2 (tx)
- pma\_div\_clkout (tx)

The Standard PCS rx\_clkout and rx\_clkout2 outputs can be driven from the following sources:

- PCS clkout (rx)
- PCS clkout x2 (rx)
- pma\_div\_clkout (rx)

For example, if you use the Enhanced PCS Gearbox with a 66:40 ratio, then you can use tx\_pma\_div\_clkout with a divide-by-33 ratio to clock the write side of the TX FIFO, instead of using a PLL to generate the required clock frequency, or using an external clock source.

#### Related Links

- [PMA Parameters](#) on page 45  
You can specify values for the following types of PMA parameters:
- [PCS-Core Interface Parameters](#) on page 47
- [PCS-Core Interface Ports](#) on page 86  
This section defines the PCS-Core interface ports common to the Enhanced PCS, Standard PCS, PCIe Gen3 PCS, and PCS Direct configurations.

## 3.6 Double Rate Transfer Mode

The double rate transfer mode is a new mode introduced in Stratix 10 device to reduce data latency. Enabling double-rate transfer mode splits the PCS parallel data into two words and each word is transferred to or from the transceiver PCS at twice the parallel clock frequency.

#### Related Links


[How to Implement Double Rate Transfer Mode](#) on page 139

## 3.7 Transmitter Data Path Interface Clocking

The clocks generated by the PLLs are used to clock the channel PMA and PCS blocks. The clocking architecture is different for the Standard PCS and the Enhanced PCS.

**Figure 151. Transmitter Standard PCS and PMA Clocking**

The master or the local CGB provides the high speed serial clock to the serializer of the transmitter PMA, and the low speed parallel clock to the transmitter PCS.



In the Standard PCS, for configurations that do not use the byte serializer, the parallel clock is used by all the blocks up to the read side of the TX phase compensation FIFO. For configurations that use the byte serializer block, the clock divided by 2 or 4 is used by the byte serializer and the read side of the TX phase compensation FIFO. The clock used to clock the read side of the TX phase compensation FIFO is also forwarded to the FPGA fabric to provide an interface between the FPGA fabric and the transceiver.


If the `tx_clkout` that is forwarded to the FPGA fabric is used to clock the write side of the phase compensation FIFO, then both sides of the FIFO have 0 ppm frequency difference because it is the same clock that is used.

If you use a different clock than the `tx_clkout` to clock the write side of the phase compensation FIFO, then you must ensure that the clock provided has a 0 ppm frequency difference with respect to the `tx_clkout`.



**Figure 152. Transmitter Enhanced PCS and PMA Clcking**

The master or local CGB provides the serial clock to the serializer of the transmitter PMA, and the parallel clock to the transmitter PCS.



In the Enhanced PCS, the parallel clock is used by all the blocks up to the read side of the TX phase compensation FIFO. The clocks of all channels in bonded configuration are forwarded. You can pick `tx_clkout[0]` as the source for clocking their TX logic in core.

For the Enhanced PCS, the transmitter PCS forwards the following clocks to the FPGA fabric:

- `tx_clkout` for each transmitter channel in non-bonded and bonded configuration. In bonded configuration, any `tx_clkout` can be used depending on your core timing requirements.
- The Standard PCS `tx_clkout`.

You can clock the transmitter datapath interface using one of the following methods:

- Quartus Prime selected transmitter datapath interface clock
- User-selected transmitter datapath interface clock


### 3.8 Receiver Data Path Interface Clcking

The CDR block present in the PMA of each channel recovers the serial clock from the incoming data. The CDR block also divides the recovered serial clock to generate the recovered parallel clock. Both the recovered serial and the recovered parallel clocks are used by the deserializer. The receiver PCS can use the following clocks based on the configuration of the receiver channel:

- Recovered parallel clock from the CDR in the PMA.
- Parallel clock from the clock divider used by the transmitter PCS (if enabled) for that channel.
- The Enhanced PCS receiver parallel clock (rx\_clkout).

For configurations that use the byte deserializer block, the clock divided by 2 or 4 is used by the byte deserializer and the write side of the RX phase compensation FIFO.


**Figure 153. Receiver Standard PCS and PMA Clocking**



All configurations that use the Standard PCS channel must have a 0 ppm phase difference between the receiver datapath interface clock and the read side clock of the RX phase compensation FIFO.



Figure 154. Receiver Enhanced PCS and PMA Clcking



The receiver PCS forwards the following clocks to the FPGA fabric:

- rx\_clkout—for each receiver channel when the rate matcher is not used.
- tx\_clkout—for each receiver channel when the rate matcher is used.
- rx\_clkout—from Standard PCS.

### 3.9 Channel Bonding

For Stratix 10 devices, two types of bonding modes are available:

- PMA bonding
- PMA and PCS bonding

#### 3.9.1 PMA Bonding

PMA bonding reduces skew between PMA channels. In PMA bonding, only the PMA portion of the transceiver datapath is skew compensated. The PCS is not skew compensated.

In Stratix 10 devices, there is a single PMA bonding scheme:

- x6/x24 bonding

The channels in the bonded group do not have to be placed contiguously.

##### 3.9.1.1 x6/x24 Bonding

In x6/x24 bonding mode, a single transmit PLL is used to drive multiple channels.

The steps below explain the x6/24 bonding process:


1. The ATX PLL or the fPLL generates a high speed serial clock.
2. The PLL drives the high speed serial clock to the master CGB via the x1 clock network.
3. The master CGB drives the high speed serial and the low speed parallel clock into the x6 clock network.
4. The x6 clock network feeds the TX clock multiplexer for the transceiver channels within the same transceiver bank. The local CGB in each transceiver channel is bypassed.
5. To drive the channels in adjacent transceiver banks, the x6 clock network drives the xN clock network. The xN clock network feeds the TX clock multiplexer for the transceiver channels in these adjacent transceiver banks.

### 3.9.2 PMA and PCS Bonding

PMA and PCS bonding reduces skew between both the PMA and PCS outputs within a group of channels.

For PMA bonding, either x6 or x24 is used. For PMA and PCS bonding, some of the PCS control signals within the bonded group are skew aligned using dedicated hardware inside the PCS.

**Figure 155. PMA and PCS Bonding**



PMA and PCS bonding use master and slave channels. One PCS channel in the bonded group is selected as the master channel and all others are slave channels. To ensure that all channels start transmitting data at the same time and in the same state, the master channel generates a start condition. This condition is transmitted to all slave channels. The signal distribution of this start condition incurs a two parallel clock cycle delay. Because this signal travels sequentially through each PCS channel, this delay is



added per channel. The start condition used by each slave channel is delay compensated based on the slave channel's distance from the master channel. This results in all channels starting on the same clock cycle.

The transceiver PHY IP automatically selects the center channel to be the master PCS channel. This minimizes the total starting delay for the bonded group.

*Note:* Because the PMA and PCS bonding signals travel through each PCS block, the PMA and PCS bonded groups must be contiguously placed. The channel order needs to be maintained when doing the pin assignments to the dedicated RX serial inputs and TX serial outputs (for example: PIN\_BC7 and PIN\_BC8 for GXBR4D\_TX\_CH0p and GXBR4D\_TX\_CH0n TX serial outputs). Channels need to be placed in an ascending order from bottom to top. Swapping of channels, when doing pin assignments, leads to errors.

### 3.9.3 Selecting Channel Bonding Schemes

In Stratix 10 devices, select PMA and PCS bonding for bonded protocols that are explicitly supported by the hard PCS blocks. For example, PCI-Express, SFI-S, and 40GBASE-KR.

Select PMA-only bonding when a bonded protocol is not explicitly supported by the hard PCS blocks. For example, for Interlaken protocol, PMA-only bonding is used and a soft PCS bonding IP is implemented in the FPGA fabric.

### 3.9.4 Skew Calculations

To calculate the maximum skew between the channels, the following parameters are used:

- PMA to PCS datapath interface width (S)
- Maximum difference in number of parallel clock cycles between deassertion of each channel's FIFO reset (N).


To calculate the channel skew, the following three scenarios are considered:

- Non-bonded—Both the PMA and PCS are non-bonded. Skew ranges from 0 UI to  $[(S-1) + N*S]$  UI.
- PMA bonding using x6 / x24 clock network—The PCS is non-bonded. Skew ranges from  $[0 \text{ to } (N*S)]$  UI + x6/x24 clock skew.
- PMA and PCS bonding using the x6 / x24 clock network—Skew = x6 / x24 clock skew.

### 3.10 PLL Cascading Clock Network

The PLL feedback and cascading clock network spans the entire side of the device, and is used for PLL cascading.

Figure 156. PLL Cascading Clock Network



To support PLL cascading, the following connections are present:

1. The C counter output of the fPLL drives the **cascading clock** network.
2. The **cascading clock** network drives the **reference clock** input of all PLLs.

For PLL cascading, connections (1) and (2) are used to connect the output of one PLL to the reference clock input of another PLL.

The transceivers in Stratix 10 devices support fPLL to fPLL, fPLL to CMU PLL, fPLL to ATX PLL, and ATX PLL to fPLL (via dedicated ATX PLL to fPLL cascade path) cascading.





In x24 bonding configurations, one PLL is used for each bonded group.

## 3.11 Using PLLs and Clock Networks

In Stratix 10 devices, PLLs are not integrated in the Native PHY IP core. You must instantiate the PLL IP cores separately. Unlike in some previous device families, PLL merging is no longer performed by the Quartus Prime Pro Edition. This gives you more control, transparency, and flexibility in the design process. You can specify the channel configuration and PLL usage.

### 3.11.1 Non-bonded Configurations


In a non-bonded configuration, only the high speed serial clock is routed from the transmitter PLL to the transmitter channel. The low speed parallel clock is generated by the local clock generation block (CGB) present in the transceiver channel. For non-bonded configurations, because the channels are not related to each other and the feedback path is local to the PLL, the skew between channels cannot be calculated. Also, the skew introduced by the clock network is not compensated.

#### 3.11.1.1 Implementing Single Channel x1 Non-Bonded Configuration

In x1 non-bonded configuration, the PLL source is local to the transceiver bank and the x1 clock network is used to distribute the clock from the PLL to the transmitter channel.

For a single channel design, a PLL is used to provide the clock to a transceiver channel.

**Figure 157. PHY IP Core and PLL IP Core Connection for Single Channel x1 Non-Bonded Configuration Example**




#### 3.11.1.2 Implementing Multi-Channel x1 Non-Bonded Configuration

This configuration is an extension of the x1 non-bonded case. In the following example, 10 channels are connected to two instances of the PLL IP core. Two PLL instances are required because PLLs using the x1 clock network can only span the 6 channels within the same transceiver bank. A second PLL instance is required to provide the clock to the remaining 4 channels.


Because 10 channels are not bonded and are unrelated, you can use a different PLL type for the second PLL instance. It is also possible to use more than two PLL IP cores and have different PLLs driving different channels. If some channels are running at different data rates, then you need different PLLs driving different channels.

**Figure 158. PHY IP Core and PLL IP Core Connection for Multi-Channel x1 Non-Bonded Configuration**



**Steps to implement a Multi-Channel x1 Non-Bonded Configuration**

1. Choose the PLL IP core (ATX PLL, fPLL, or CMU PLL) you want to instantiate in your design and instantiate the PLL IP core.
  - Refer to *Instantiating the ATX PLL IP Core*, or *Instantiating the fPLL IP Core*, or *Instantiating the CMU PLL IP Core* for detailed steps.
2. Configure the PLL IP core using the **IP Parameter Editor**
  - For the ATX PLL IP core do not include the Master CGB. If your design uses the ATX PLL IP core and more than 6 channels, the x1 Non-Bonded Configuration is not a suitable option. Multi-channel x24 Non-Bonded or Multi-Channel x1/24 Non-Bonded are the required configurations when using the ATX PLL IP core and more than 6 channels in the Native PHY IP core.
  - For the fPLL IP core, set the PLL feedback operation mode to **direct**.
  - For the CMU PLL IP core, specify the reference clock and the data rate. No special configuration rule is required.
3. Configure the Native PHY IP core using the **IP Parameter Editor**
  - Set the **Native PHY IP core TX Channel bonding mode** to **Non-Bonded**.
  - Set the number of channels as per your design requirement. In this example, the number of channels is set to 10.
4. Create a top level wrapper to connect the PLL IP core to the Native PHY IP core.



- The `tx_serial_clk` output port of the PLL IP core represents the high speed serial clock.
- The Native PHY IP core has 10 (for this example) `tx_serial_clk` input ports. Each port corresponds to the input of the local CGB of the transceiver channel.
- As shown in the figure above, connect the first 6 `tx_serial_clk` input to the first transceiver PLL instance.
- Connect the remaining 4 `tx_serial_clk` input to the second transceiver PLL instance.

#### Related Links


- [Instantiating the ATX PLL IP Core](#) on page 224  
The Stratix 10 transceiver ATX PLL IP core provides access to the ATX PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the hardware.
- [Instantiating the fPLL IP Core](#) on page 231  
The fPLL IP core for Stratix 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.
- [Instantiating CMU PLL IP Core](#) on page 237  
The CMU PLL IP core for Stratix 10 transceivers provides access to the CMU PLLs in hardware. One instance of the CMU PLL IP core represents one CMU PLL in hardware.

#### 3.11.1.3 Implementing Multi-Channel x24 Non-Bonded Configuration

Using the x24 non-bonded configuration reduces the number of PLL resources and the reference clock sources used.

**Figure 159. PHY IP Core and PLL IP Core Connection for Multi-Channel x24 Non-Bonded Configuration**

In this example, the same PLL is used to drive 10 channels across two transceiver banks.




**Steps to implement a multi-channel x24 non-bonded configuration**

1. You can use either the ATX PLL or fPLL for multi-channel x24 non-bonded configuration.
  - Refer to *Instantiating the ATX PLL IP Core* or *Instantiating the fPLL IP Core* for detailed steps.
  - Only the ATX PLL or fPLL can be used for this example, because the CMU PLL cannot drive the master CGB.
2. Configure the PLL IP core using the **IP Parameter Editor**. Enable **Include Master Clock Generation Block**.
3. Configure the Native PHY IP core using the **IP Parameter Editor**
  - Set the **Native PHY IP core TX Channel bonding mode** to **Non-Bonded**.
  - Set the number of channels as per your design requirement. In this example, the number of channels is set to 10.
4. Create a top level wrapper to connect the PLL IP core to the Native PHY IP core.

- In this case, the PLL IP core has `mcgb_serial_clk` output port. This represents the x24 clock line.
- The Native PHY IP core has 10 (for this example) `tx_serial_clk` input ports. Each port corresponds to the input of the local CGB of the transceiver channel.
- As shown in the figure above, connect the `mcgb_serial_clk` output port of the PLL IP core to the 10 `tx_serial_clk` input ports of the Native PHY IP core.

**Figure 160. Multi-Channel x1/x24 Non-Bonded Example**

The ATX PLL and fPLL IP cores have a `tx_serial_clk` output port. This port can optionally be used to clock the six channels within the same transceiver bank as the PLL. These channels are clocked by the x1 network. The remaining four channels outside the transceiver bank are clocked by the x24 clock network.



### Related Links

- [Instantiating the ATX PLL IP Core](#) on page 224  
The Stratix 10 transceiver ATX PLL IP core provides access to the ATX PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the hardware.
- [Instantiating the fPLL IP Core](#) on page 231  
The fPLL IP core for Stratix 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.


### 3.11.2 Bonded Configurations

In a bonded configuration, both the high speed serial and low speed parallel clocks are routed from the transmitter PLL to the transmitter channel. In this case, the local CGB in each channel is bypassed and the parallel clocks generated by the master CGB are used to clock the network.

In bonded configurations, the transceiver clock skew between the channels is minimized. Use bonded configurations for channel bonding to implement protocols such as PCIe and XAUI.

#### 3.11.2.1 Implementing x6/x24 Bonding Mode

Figure 161. PHY IP Core and PLL IP Core Connection for x6/x24 Bonding Mode



**Note:** Although the above diagram looks similar to the 10-channel non-bonded configuration example, the clock input ports on the transceiver channels bypass the local CGB in x6/x24 bonding configuration. This internal connection is taken care of when the **Native PHY channel bonding mode** is set to **Bonded**.

Steps to implement a x6/x24 bonded configuration

1. You can instantiate either the ATX PLL or the fPLL for x6/x24 bonded configuration.




- Refer to *Instantiating the ATX PLL IP Core* or *Instantiating the fPLL IP Core* for detailed steps.
  - Only the ATX PLL or fPLL can be used for bonded configurations, because the CMU PLL cannot drive the Master CGB.
2. Configure the PLL IP core using the **IP Parameter Editor**. Enable **Include Master Clock Generation Block** and **Enable bonding** clock output ports.
  3. Configure the Native PHY IP core using the **IP Parameter Editor**.
    - Set the **Native PHY IP core TX Channel bonding mode** to either **PMA bonding** or **PMA/PCS bonding**.
    - Set the number of channels required by your design. In this example, the number of channels is set to 10.
  4. Create a top level wrapper to connect the PLL IP core to Native PHY IP core.
    - In this case, the PLL IP core has `tx_bonding_clocks` output bus with width [5:0].
    - The Native PHY IP core has `tx_bonding_clocks` input bus with width [5:0] multiplied by the number of transceiver channels (10 in this case). For 10 channels, the bus width will be [59:0].
 

*Note:* While connecting `tx_bonding_clocks`, leave `tx_serial_clk` open to avoid any Quartus Prime Pro Edition software fitter errors.
    - Connect the PLL IP core to the PHY IP core by duplicating the output of the PLL[5:0] for the number of channels. For 10 channels, the Verilog syntax for the input port connection is `.tx_bonding_clocks`  
(`{10{tx_bonding_clocks_output}}`).

*Note:* Although the above diagram looks similar to the 10-channel non-bonded configuration example, the clock input ports on the transceiver channels bypass the local CGB in x6/x24 bonding configuration. This internal connection is taken care of when the **Native PHY channel bonding mode** is set to **Bonded**.

**Figure 162. x6/x24 Bonding Mode —Internal Channel Connections**



Note: (1) The local CGB is bypassed by the clock input ports in bonded mode.

#### Related Links

- [x24 Clock Lines](#) on page 244
- [Instantiating the ATX PLL IP Core](#) on page 224  
The Stratix 10 transceiver ATX PLL IP core provides access to the ATX PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the hardware.
- [Instantiating the fPLL IP Core](#) on page 231  
The fPLL IP core for Stratix 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.

### 3.11.3 Implementing PLL Cascading

In PLL cascading, the output of the first PLL feeds the input reference clock to the second PLL.

For example, if the input reference clock has a fixed frequency, and the desired data rate was not an integer multiple of the input reference clock, the first PLL can be used to generate the correct reference clock frequency. This output is fed as the input reference clock to the second PLL. The second PLL generates the clock frequency required for the desired data rate.


The transceivers in Stratix 10 devices support fPLL to fPLL, fPLL to CMU PLL, and fPLL to ATX PLL cascading. The first PLL (cascade source) and second PLL (transmit PLL) have to be in the same 24-channel tile. For OTN and SDI applications, there is a dedicated clock path for cascading ATX PLL to fPLL in Stratix 10 production silicon.





**Note:** When the fPLL is used as a cascaded fPLL (downstream fPLL), a user recalibration on the fPLL is required. Refer to "User Recalibration" section in "Calibration" chapter for more information.

**Figure 163. PLL Cascading**



Steps to implement fPLL to fPLL cascading:

1. Instantiate the fPLL IP core.
2. Set the following configuration settings for the fPLL IP core in the **Parameter Editor**:
  - Set the **fPLL Mode** to **Cascade Source**.
  - Set the **Desired output clock frequency**.
3. Instantiate the fPLL IP core (the second PLL in PLL cascading configuration). Refer to *Instantiating the fPLL IP Core* for detailed steps.
4. Configure the second fPLL IP core for the desired data rate and the reference clock frequency. Set reference clock frequency for the second fPLL same as the output frequency of the first fPLL.
5. Connect the fPLL IP core (cascade source) to fPLL IP core (transceiver PLL) as shown in the above figure. Ensure the following connections:
  - The fPLL has an output port `hssi_pll_cascade_clk`. Connect this port to the second fPLL's `pll_refclk0` port.
6. If the input reference clock is available at device power-up, the first PLL will be calibrated during the power-up calibration. The second PLL needs to be recalibrated. If the input reference clock is not available at device power-up, then re-run the calibration for the first PLL. After the first PLL has been calibrated, recalibrate the second PLL.

**Notes:**

- No special configuration is required for the Native PHY instance.
- ATX PLL to fPLL cascading mode is added to address the OTN and SDI jitter requirement. In this mode, ATX PLL generates a relatively high and clean reference frequency in fractional mode. The reference is driving the fPLL, which is running in integer mode. Overall cascaded two PLLs, synthesize a needed frequency for a given data rate.

**Related Links**


- [User Recalibration](#) on page 385
- [Instantiating the fPLL IP Core](#) on page 231

The fPLL IP core for Stratix 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.

### 3.11.4 Mix and Match Example

In the Stratix 10 transceiver architecture, the separate Native PHY IP core and the PLL IP core scheme allows great flexibility. It is easy to share PLLs and reconfigure data rates. The following design example illustrates PLL sharing and both bonded and non-bonded clocking configurations.

Figure 164. Mix and Match Design Example



#### PLL Instances

In this example, two ATX PLL instances and five fPLL instances are used. Choose an appropriate reference clock for each PLL instance. The **IP Catalog** lists the available PLLs.

Use the following data rates and configuration settings for PLL IP cores:



- Transceiver PLL Instance 0: ATX PLL with output clock frequency of 6.25 GHz
  - Enable the Master CGB and bonding output clocks.
- Transceiver PLL instance 1: fPLL with output clock frequency of 5.1625 GHz
- Transceiver PLL instance 2: fPLL with output clock frequency of 0.625 GHz
  - Select the **Use as Transceiver PLL** option.
- Transceiver PLL instance 3: fPLL with output clock frequency of 2.5 GHz
  - Select **Enable PCIe clock output port** option.
  - Select **Use as Transceiver PLL** option.
    - Set **Protocol Mode** to **PCIe Gen2**.
  - Select the **Use as Core PLL** option
    - Set the **Desired frequency** to 500 MHz with a phase shift of 0 ps.
- Transceiver PLL instance 4: ATX PLL with output clock frequency of 4 GHz
  - Enable Master CGB and bonding output clocks.
  - Select **Enable PCIe clock switch interface** option.
  - Set **Number of Auxiliary MCGB Clock Input ports** to 1.

#### Native PHY IP Core Instances

In this example, four Transceiver Native PHY IP core instances and four 10GBASE-KR PHY IP instances are used. Use the following data rates and configuration settings for the PHY IPs:



- 12.5 Gbps Interlaken with a bonded group of 10 channels
  - Set the Interlaken 10x12.5 Gbps preset from the Stratix 10 Transceiver Native PHY IP core GUI.
- Custom multi-data rate 1.25G/9.8G/10.3125 Gbps non-bonded group of four channels
  - Set the **Number of data channels** to 4.
  - Set **TX channel bonding** to Not Bonded.
  - Under the **TX PMA** tab, set the **Number of TX PLL clock inputs per channel** to 3.
  - Under the **RX PMA** tab, set the **Number of CDR reference clocks** to 3.
- 1.25 Gbps Gigabit Ethernet with a non-bonded group of two channels
  - Set the **GIGE-1.25Gbps** preset from the Stratix 10 Transceiver Native PHY IP core GUI.
  - Change the **Number of data channels** to 2.
- PCIe Gen3 with a bonded group of 8 channels
  - Set the **PCIe PIPE Gen3x8** preset from the Stratix 10 Transceiver Native PHY IP core GUI.
  - Under **TX Bonding options**, set the **PCS TX channel bonding master** to channel 5.
    - Note:* The PCS TX channel bonding master must be physically placed in channel 1 or channel 4 within a transceiver bank. In this example, the 5th channel of the bonded group is physically placed at channel 1 in the transceiver bank.
  - Refer to *PCI Express (PIPE)* for more details.
- 10.3125 Gbps 10GBASE-KR non-bonded group of 4 channels
  - Instantiate the Stratix 10 1G/10GbE and 10GBASE-KR PHY IP four times, with one instance for each channel.
  - Refer to *10GBASE-KR PHY IP Core* for more details.



### Connection Guidelines for PLL and Clock Networks

- For 12.5 Gbps Interlaken with a bonded group of 10 channels, connect the `tx_bonding_clocks` to the transceiver PLL's `tx_bonding_clocks` output port. Make this connection for all 10 bonded channels. This connection uses a master CGB and the x6 / x24 clock line to reach all the channels in the bonded group.
- Connect the `tx_serial_clk` port of the first two instances of the 10GBASE-KR PHY IP to the `tx_serial_clk` port of PLL instance 1 (fPLL at 5.1625 GHz). This connection uses the x1 clock line within the transceiver bank.
- Connect the `tx_serial_clk` port of the remaining two instances of the 10GBASE-KR PHY IP to the `tx_serial_clk` port of the PLL instance 2 (fPLL at 5.1625 GHz). This connection uses the x1 clock line within the transceiver bank.
- Connect the three `tx_serial_clk` ports for the custom multi-data rate PHY IP as follows:
  - Connect `tx_serial_clk0` port to the `tx_serial_clk` port of PLL instance 2 (fPLL at 5.1625 GHz). This PLL instance is shared with the two 10GBASE-KR PHY IP channels and also uses the x1 clock line within the transceiver bank.
- Connect the 1.25 Gbps Gigabit Ethernet non-bonded PHY IP instance to the `tx_serial_clk` port of the PLL instance 5. Make this connection twice, one for each channel. This connection uses the x1 clock line within the transceiver bank.
- Connect the PCIe Gen3 bonded group of 8 channels as follows:
  - Connect the `tx_bonding_clocks` of the PHY IP to the `tx_bonding_clocks` port of the Transceiver PLL Instance 6. Make this connection for each of the 8 bonded channels.
  - Connect the `pipe_sw_done` of the PHY IP to the `pipe_sw` port of the transceiver PLL instance 6.
  - Connect the `pll_pcie_clk` port of the PLL instance 5 to the PHY IP's `pipe_hclk_in` port.
  - Connect `tx_serial_clk` port of the PLL instance 5 to the `mcgb_aux_clk0` port of the PLL instance 6. This connection is required as a part of the PCIe speed negotiation protocol.

### Related Links

[PCI Express \(PIPE\)](#) on page 145

### 3.11.5 Timing Closure Recommendations

Register mode is harder to close timing in Stratix 10 devices. Intel recommends using negative edge capture on the RX side for periphery to core transfers greater than 240 MHz. To be specific, capture on a negative edge clock in the core and then immediately transfer to a positive edge clock.

- Use PCLK clock network for frequencies up to 250 MHz.
- Local routing is recommended for higher frequencies.

For core to periphery transfers on TX targeting higher frequencies (beyond 250 MHz), Intel recommends using TX Fast Register mode as the PCS FIFO mode. This is the mode with PCLK that should be used by default for most 10GbE 1588 modes and 9.8 Gbps/10.1376 Gbps CPRI mode.



- You can use local routing to get up to 320 MHz in Register mode for the highest speed grade.



## 4 Resetting Transceiver Channels

To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly. You can either use the Stratix 10 Transceiver PHY Reset Controller or create your own reset controller.

### 4.1 When Is Reset Required?


You can reset the transmitter (TX) and receiver (RX) data paths independently or together. The recommended reset sequence requires reset and initialization of the PLL driving the TX or RX channels, as well as the TX and RX datapaths. A reset is required after any of the following events:

**Table 125. Reset Conditions**

Event	Reset Requirement
Device power up and configuration	Requires reset to the transceiver PHY.
PLL reconfiguration	Requires reset to the PHY. The transmitter channel must be held in reset before performing PLL reconfiguration.
PLL reference clock frequency change	Requires reset to the PHY.
PLL recalibration	The transmitter channel must be held in reset before performing PLL recalibration.
PLL lock loss or recovery	Requires reset to the PHY.
Channel dynamic reconfiguration	Requires holding the channel in reset before performing a dynamic reconfiguration that causes rate change.
Optical module connection	Requires reset of RX to ensure lock of incoming data.
RX CDR lock mode change	Requires reset of the RX channel any time the RX clock and data recovery (CDR) block switches from lock-to-reference to lock-to-data RX channel.

## 4.2 Transceiver PHY Reset Controller Implementation

Figure 165. Reset Controller, Transceiver PHY and TX PLL IP Cores Interaction



Notes:  
 (1) You can logical OR the pll\_cal\_busy and tx\_cal\_busy signals.  
 (2) Internal Oscillator feeds this input clock port. No user clock input required.

p = number of PLLs  
 n = number of channels

**Transceiver Reset Endpoints**—The Transceiver PHY IP core contains Transceiver Reset Endpoints (TREs). The analog and digital reset ports (both TX/RX) of the Transceiver Native PHY IP core are connected to the input of the TX TRE and RX TRE, respectively.

**Transceiver Reset Sequencer**—The Quartus Prime Pro Edition software detects the presence of TREs and automatically inserts only one Transceiver Reset Sequencer (TRS)<sup>28</sup>. The tx\_digitalreset, rx\_digitalreset, tx\_analogreset and rx\_analogreset requests from the reset controller (User coded or Transceiver PHY Reset Controller) is received by the TREs. The TRE sends the reset request to the TRS for scheduling. TRS schedules all the requested PCS/PMA resets and sends them back to TREs. You can use either Transceiver PHY Reset Controller or your own reset controller. However, for the TRS to work correctly, the required timing duration must be followed.

*Note:* The TRS IP is an inferred block and is not visible in the RTL. You have no control over this block.

28 There is only one centralized TRS instantiated for one or more Native PHY.





### Related Links

[Resetting Transceiver Channels](#) on page 271


To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.

### 4.3 How Do I Reset?

You reset a transceiver PHY by integrating a reset controller in your system design to initialize the PCS and PMA blocks. You can save time by using the Intel-provided Transceiver PHY Reset Controller, or you can implement your own reset controller that follows the recommended reset sequence. You can design your own reset controller if you require individual control of each signal for reset or need additional control or status signals as part of the reset functionality.

### 4.3.1 Recommended Reset Sequence

Figure 166. Transmitter and Receiver Reset Sequence



#### 4.3.1.1 Resetting the Transmitter After Power Up


The FPGA automatically calibrates the PLL at every power-up before entering user-mode. Perform a reset sequence after the device enters the user-mode. Your user coded Reset Controller must comply with the reset sequence below to ensure a reliable transmitter initialization after the initial power-up calibration.

The step numbers in this list correspond to the numbers in the following figure.



1. Deassert `tx_analoreset` after a minimum duration of  $t_{tx\_analogreset}$  after the device enters user mode. The **CONF\_DONE** pin is asserted when the device enters user mode.
2. Wait for `tx_analogreset_stat` signal from the PHY, to go low, to ensure successful deassertion of `tx_analogreset`.
3. Wait for `pll_locked` to go high.
4. Deassert `tx_digitalreset` after the `pll_locked` stays asserted for a minimum duration of  $t_{tx\_digitalreset}$ .
5. Wait for `tx_digitalreset_stat` signal from the PHY, to go low, to ensure successful deassertion of `tx_digitalreset`.

**Figure 167. Transmitter Power Up Sequence During device Operation**



### 4.3.1.2 Resetting the Transmitter During Device Operation


Follow this reset sequence to reset the PLL or the analog or digital blocks of the transmitter at any point during the device operation. Use this reset to re-establish a link. Your user coded Reset Controller must comply with the reset sequence below to ensure a reliable transmitter operation.

The step numbers in this list correspond to the numbers in the following figure.



1. Assert `tx_analogreset` and `tx_digitalreset`, while `pll_cal_busy` and `tx_cal_busy` are low.
2. Wait for `tx_analogreset_stat` from the PHY to go high, to ensure successful assertion of `tx_analogreset`. `tx_analogreset_stat` goes high when TX PMA has been successfully held in reset.
  - a. Deassert `tx_analogreset`.
3. Wait for `tx_analogreset_stat` from the PHY, to go low, to ensure successful deassertion of `tx_analogreset`. `tx_analogreset_stat` goes low when TX PMA has been successfully released out of reset.
4. The `pll_locked` signal goes high after the TX PLL acquires lock. Wait for `tx_analogreset_stat` to go low before monitoring the `pll_locked` signal.
5. Deassert `tx_digitalreset` a minimum  $t_{tx\_digitalreset}$  time after `pll_locked` goes high.
6. Wait for `tx_digitalreset_stat` from the PHY, to go low, to ensure successful deassertion of `tx_digitalreset` in the PCS.

Figure 168. Transmitter Reset Sequence During Device Operation



Note:

(1) Area in gray is don't care zone.




### 4.3.1.3 Resetting the Receiver After Power UP

The FPGA automatically calibrates the PLL at every power-up before entering user-mode. Perform a reset sequence after the device enters the user-mode. Your user coded Reset Controller must comply with the reset sequence below to ensure a reliable transmitter initialization after the initial power-up calibration.

The step numbers in this list correspond to the numbers in the following figure.

1. Deassert `rx_analogreset` after a minimum duration of  $t_{rx\_analogreset}$  after the device enters user mode. The **CONF\_DONE** pin is asserted when the device enters user mode.
2. Wait for `rx_analogreset_stat` signal from the PHY, to go low, to ensure successful deassertion of `rx_analogreset`.
3. Wait for `rx_is_lockedtoata` to go high.
4. Deassert `rx_digitalreset` after the `rx_is_lockedtoata` stays asserted for a minimum duration of  $t_{LTD}$  of 4us. If the `rx_is_lockedtoata` is asserted and toggles, you must wait another additional  $t_{LTD}$  duration before deasserting `rx_digitalreset`.
5. Wait for `rx_digitalreset_stat` signal from the PHY, to go low, to ensure successful deassertion of `rx_digitalreset`.

Figure 169. Resetting the Receiver After Power Up




### 4.3.1.4 Resetting the Receiver During Device Operation (Auto Mode)

Follow this reset sequence to reset the analog or digital blocks of the receiver at any point during the device operation. Use this reset to re-establish a link. Your user coded Reset Controller must comply with the reset sequence below to ensure a reliable receiver operation.

The step numbers in this list correspond to the numbers in the following figure.

1. Assert `rx_analogreset` and `rx_digitalreset` while `rx_cal_busy` is low.
2. Wait for `rx_analogreset_stat` to go high, to ensure successful assertion of `rx_analogreset`. `rx_analogreset_stat` goes high when RX PMA has been successfully held in reset.
  - a. Deassert `rx_analogreset`.
3. Wait for `rx_analogreset_stat` to go low, to ensure successful deassertion of `rx_analogreset`. `rx_analogreset_stat` goes low when RX PMA has been successfully released out of reset.
4. The `rx_is_lockedtodata` signal goes high after the CDR acquires lock.
5. Ensure `rx_is_lockedtodata` is asserted for  $t_{LTD}$  (minimum of 4  $\mu$ s) before deasserting `rx_digitalreset`.
6. Wait for `rx_digitalreset_stat` from the PHY, to go low, to ensure successful deassertion of `rx_digitalreset` in the PCS.

**Figure 170. Receiver Reset Sequence During Device Operation**



### 4.3.1.5 Clock Data Recovery in Manual Lock Mode

Use the clock data recovery (CDR) manual lock mode to override the default CDR automatic lock mode depending on your design requirements.



#### 4.3.1.5.1 Control Settings for CDR Manual Lock Mode

Use the following control settings to set the CDR lock mode:

**Table 126. Control Settings for the CDR in Manual Lock Mode**


<code>rx_set_locktoref</code>	<code>rx_set_locktodata</code>	CDR Lock Mode
0	0	Automatic
1	0	Manual-RX CDR LTR
X	1	Manual-RX CDR LTD

#### 4.3.1.5.2 Resetting the Transceiver in CDR Manual Lock Mode

The numbers in this list correspond to the numbers in the following figure, which guides you through the steps to put the CDR in manual lock mode.

1. Make sure that the calibration is complete (`rx_cal_busy` is low) and the transceiver goes through the initial reset sequence. The `rx_digitalreset` and `rx_analogreset` signals should be low. The `rx_is_lockedtoref` is a don't care and can be either high or low. The `rx_is_lockedtodata` and `rx_ready` signals should be high, indicating that the transceiver is out of reset. Alternatively, you can start directly with the CDR in manual lock mode after the calibration is complete.
2. Assert the `rx_set_locktoref` signal high to switch the CDR to the lock-to-reference mode. The `rx_is_lockedtodata` status signal is deasserted. Assert the `rx_digitalreset` signal high at the same time or after `rx_set_locktoref` is asserted if you use the user-coded reset. When the Transceiver PHY Reset Controller is used in auto reset mode, the `rx_digitalreset` is automatically asserted. When the Transceiver PHY Reset Controller is used in manual reset mode, the `rx_digitalreset` must be manually asserted after the assertion of `rx_set_locktoref`.
  - a. Wait for `rx_digitalreset_stat` to go high, to ensure successful assertion of `rx_digitalreset` in the PCS
3. After the `rx_digitalreset_stat` signal gets asserted, the `rx_ready` status signal is deasserted.
4. Assert the `rx_set_locktodata` signal high  $t_{LTR\_LTD\_Manual}$  (minimum 15  $\mu$ s) after the CDR is locked to reference i.e. `rx_is_lockedtoref` should be high and stable for a minimum  $t_{LTR\_LTD\_Manual}$  (15  $\mu$ s), before asserting `rx_set_locktodata`. This is required to filter spurious glitches on `rx_is_lockedtoref`. The `rx_is_lockedtodata` status signal gets asserted, which indicates that the CDR is now set to LTD mode. The `rx_is_lockedtoref` status signal can be a high or low and can be ignored after asserting `rx_set_locktodata` high after the CDR is locked to reference.
5. Deassert the `rx_digitalreset` signal after a minimum of  $t_{LTD\_Manual}$ .
  - a. Wait for `rx_digitalreset_stat` to go low, to ensure successful deassertion of `rx_digitalreset` in the PCS
6. If you are using the Transceiver PHY Reset Controller, the `rx_ready` status signal gets asserted after the `rx_digitalreset` signal is deasserted. This indicates that the receiver is now ready to receive data with the CDR in manual mode.

**Figure 171. Reset Sequence Timing Diagram for Receiver when CDR is in Manual Lock Mode**



#### 4.3.1.6 Special TX PCS Reset Release Sequence

The release of TX PCS reset is handled differently in special cases. To ensure that transmitter channels are ready to transmit, you must properly release the TX PCS reset for these special cases.


While using Transceiver PHY Reset Controller or while implementing your own reset controller, you must account for the following special cases

1. TX Core FIFO in Interlaken/Basic Mode
2. Double rate transfer mode enabled
  - TX Core FIFO in Phase Compensation Mode
  - TX Core FIFO in Basic Mode





### 4.3.1.6.1 TX Core FIFO in Interlaken/Basic Mode




1. Deassert tx\_digitalreset after PLL has acquired lock
2. Wait for tx\_dll\_lock (from Transceiver Native PHY), to assert
3. Assert tx\_fifo\_wr\_en after tx\_dll\_lock is asserted
4. Wait for tx\_digitalreset\_stat signal from the PHY to go low, to ensure successful deassertion of tx\_digitalreset

### 4.3.1.6.2 Double Rate Transfer Mode enabled

While using Transceiver PHY Reset Controller, if you enable Double Rate Transfer Mode, you must account for the following two cases:

1. TX Core FIFO in Phase Compensation Mode
2. TX Core FIFO in Basic Mode


#### TX Core FIFO in Phase Compensation Mode





1. Deassert `tx_digitalreset` after PLL has acquired lock
2. Start to toggle the word marking bit `tx_parallel_data[39]` until `tx_digitalreset_stat` is deasserted
3. Wait for `tx_digitalreset_stat` signal from the PHY to go low, to ensure successful deassertion of `tx_digitalreset`

#### TX Core FIFO in Basic Mode



1. Deassert `tx_digitalreset` after pll has acquired lock
2. Start to toggle the word marking bit `tx_parallel_data[39]`
3. Wait for `tx_dll_lock` (from Transceiver Native PHY), to assert
4. Assert `tx_fifo_wr_en` after `tx_dll_lock` is asserted
5. Wait for `tx_digitalreset_stat` signal from the PHY to go low, to ensure successful deassertion of `tx_digitalreset`

#### 4.3.1.6.3 TX Gearbox Ratio \*/67

When Enhanced PCS gearbox is enabled with gearbox ratio of \*/67 in TX channel, TX PCS reset release is handled differently.


Make sure you have enabled the `rcfg_tx_digitalreset_release_ctrl` port on **Stratix 10 Transceiver Native PHY IP**, under **Dynamic Reconfiguration** options, if you intend to dynamically reconfigure to/from gearbox ratio \*/67 (i.e 32:67, 40:67 and 64:67). To ensure that transceiver channels are ready to transmit data, you must properly reset the transceiver PHY.



### Configuring to \*:67 Gearbox ratio


- **With Stratix 10 Reset Controller IP**

When configuring to gearbox ratio of \*:67, deassert the `rcfg_tx_digitalreset_ctrl` port 30ns before you deassert the user reset input of reset controller IP.



- **With User Code Reset Controller**


When configuring to gearbox ratio of \*:67, deassert the `rcfg_tx_digitalreset_release_ctrl` port 30ns before you deassert the `tx_digitalreset`.



### Configuring from \*:67 Gearbox Ratio


- **With Stratix 10 Reset Controller IP**

When configuring from gearbox ratio of \*:67 to another mode, assert the `rcfg_tx_digitalreset_release_ctrl` port 30ns before you deassert the user reset input of reset controller IP.



- **With User Code Reset Controller**

When configuring from gearbox ratio of \*:67 to another mode, assert the `rcfg_tx_digitalreset_release_ctrl` port 30ns before you deassert the `tx_digitalreset`.





### 4.3.2 Transceiver Blocks Affected by Reset and Powerdown Signals

You must reset the digital PCS each time you reset the analog PMA or PLL. However, you can reset the digital PCS block alone.

**Table 127. Transceiver Blocks Affected by Specified Reset and Powerdown Signals**

Transceiver Block	tx_analogreset	tx_digitalreset	rx_analogreset	rx_digitalreset
CDR			Yes	
Receiver Standard PCS				Yes
Receiver Enhanced PCS				Yes
Receiver PMA			Yes	
Receiver PCIe Gen3 PCS				Yes
Transmitter Standard PCS		Yes		
Transmitter Enhanced PCS		Yes		
Transmitter PMA	Yes			
Transmitter PCIe Gen3 PCS		Yes		

## 4.4 Using the Stratix 10 Transceiver PHY Reset Controller

Stratix 10 Transceiver PHY Reset Controller is a configurable IP core that resets transceivers. You can use this IP core rather than creating your own user-coded reset controller. You can define a custom reset sequence for the IP core. You can also modify the IP cores's generated clear text Verilog HDL file to implement custom reset logic.


The Transceiver PHY Reset Controller handles the reset sequence and supports the following options:

- Separate or shared reset controls per channel
- Separate controls for the TX and RX channels and PLLs
- Hysteresis for PLL locked status inputs
- Configurable reset timing
- Automatic or manual reset recovery mode in response to loss of PLL lock
- Sequencing TX PCS Reset before RX PCS reset (for PIPE Application)

You should create your own reset controller if the Transceiver PHY Reset Controller does not meet your requirements, especially when you require independent transceiver channel reset. The following figure illustrates the typical use of the Transceiver PHY Reset Controller in a design that includes a transceiver PHY instance and the transmit PLL.



Figure 172. Stratix 10 Transceiver PHY Reset Controller System Diagram




The Transceiver PHY Reset Controller IP connects to the Transceiver PHY and the Transmit PLL. The Transceiver PHY Reset Controller receives status from the Transceiver PHY and the Transmit PLL. Based on the status signals or the reset input, it generates TX and RX reset signals to the Transceiver PHY.

The `tx_ready` signal indicates whether the TX PMA has exited the reset state, and if the TX PCS is ready to transmit data. The `rx_ready` signal indicates whether the RX PMA has exited the reset state, and if the RX PCS is ready to receive data. You must monitor these signals to determine when the transmitter and receiver are out of the reset sequence.

#### 4.4.1 Parameterizing the Transceiver PHY Reset Controller IP

This section lists steps to configure the Transceiver PHY Reset Controller in the IP Catalog. You can customize the following Transceiver PHY Reset Controller parameters for different modes of operation.

To parameterize and instantiate the Transceiver PHY Reset Controller:



1. Make sure the correct **Device Family** is selected under **Assignments > Device**.
2. Click **Tools > IP Catalog > , then Installed IP > Library > Interface Protocols > Transceiver PHY > Stratix 10 Transceiver PHY Reset Controller**.
3. Select the options required for your design. For a description of these options, refer to the [Transceiver PHY Reset Controller Parameters](#) on page 286.
4. Click **Finish**. The wizard generates files representing your parameterized IP variation for synthesis and simulation.

### 4.4.2 Transceiver PHY Reset Controller Parameters


The Quartus Prime Pro Edition software provides a GUI to define and instantiate a Transceiver PHY Reset Controller to reset transceiver PHY.

**Table 128. General Options**

Name	Range	Description
<b>Number of transceiver channels</b>	1-1000	Specifies the number of channels that connect to the Transceiver PHY Reset Controller. The upper limit of the range is determined by your FPGA architecture.
<b>Number of TX PLLs</b>	1-1000	Specifies the number of TX PLLs that connect to the Transceiver PHY Reset Controller.
<b>Input clock frequency</b>	1-500 MHz	Input clock to the Transceiver PHY Reset Controller. The frequency of the input clock in MHz. The upper limit on the input clock frequency is the frequency achieved in timing closure.
<b>Use fast reset for simulation</b>	<b>On /Off</b>	When <b>On</b> , the Transceiver PHY Reset Controller uses reduced reset counters for simulation.
<b>Sequence RX digital reset after TX digital reset</b>	<b>On /Off</b>	When <b>On</b> , the IP staggers the deassertion of TX digital reset before RX digital reset (i.e TX digital reset deassertion will gate RX digital reset deassertion) . Typically this is used for PIPE application where TX PCS must be out of reset before RX PCS.
<b>Separate interface per channel/PLL</b>	<b>On /Off</b>	When <b>On</b> , the Transceiver PHY Reset Controller provides a separate reset interface for each channel and PLL.
<b>TX Channel</b>		
<b>Enable TX channel reset control</b>	<b>On /Off</b>	When <b>On</b> , the Transceiver PHY Reset Controller enables the control logic and associated status signals for TX reset. When <b>Off</b> , disables TX reset control and status signals.
<b>Use separate TX reset per channel</b>	<b>On /Off</b>	When <b>On</b> , each TX channel has a separate reset. When <b>Off</b> , the Transceiver PHY Reset Controller uses a shared TX reset controller for all channels.
<b>TX digital reset mode</b>	<b>Auto, Manual</b>	Specifies the Transceiver PHY Reset Controller behavior when the <code>p11_locked</code> signal is deasserted. The following modes are available:
<i>continued...</i>		



Name	Range	Description
		<ul style="list-style-type: none"> <li>• <b>Auto</b>—The associated <code>tx_digitalreset</code> controller automatically resets whenever the <code>pll_locked</code> signal is deasserted. Intel recommends this mode.</li> <li>• <b>Manual</b>—The associated <code>tx_digitalreset</code> controller is not reset when the <code>pll_locked</code> signal is deasserted, allowing you to choose corrective action.</li> </ul>
<b>tx_analogreset duration</b>	1-999999999	Specifies the time in ns to continue to assert <code>tx_analoglreset</code> after the reset input and all other gating conditions are removed. The value is rounded up to the nearest clock cycle.
<b>tx_digitalreset duration</b>	1-999999999	Specifies the time in ns to continue to assert the <code>tx_digitalreset</code> after the reset input and all other gating conditions are removed. The value is rounded up to the nearest clock cycle.
<b>pll_locked input hysteresis</b>	0-999999999	Specifies the amount of hysteresis in ns to add to the <code>pll_locked</code> status input to filter spurious unreliable assertions of the <code>pll_locked</code> signal. A value of 0 adds no hysteresis. A higher value filters glitches on the <code>pll_locked</code> signal. Intel recommends that the amount of hysteresis be longer than <code>tpll_lock_max_time</code> .
<b>Enable pll_cal_busy input port</b>	<b>On/ Off</b>	When <b>On</b> , the Transceiver PHY Reset Controller enables/ exposes the <code>pll_cal_busy</code> input port. When <b>Off</b> , disables <code>pll_cal_busy</code> input port.
<b>RX Channel</b>		
<b>Enable RX channel reset control</b>	<b>On /Off</b>	When <b>On</b> , each RX channel has a separate reset input. When <b>Off</b> , each RX channel uses a shared RX reset input for all channels. This implies that if one of the RX channels is not locked, all the other RX channels will be held in reset until all RX channels are locked. Digital reset stays asserted until all RX channels have acquired lock.
<b>Use separate RX reset per channel</b>	<b>On /Off</b>	When <b>On</b> , each RX channel has a separate reset input. When <b>Off</b> , uses a shared RX reset controller for all channels.
<b>continued...</b>		



Name	Range	Description
<b>RX digital reset mode</b>	<b>Auto, Manual</b>	Specifies the Transceiver PHY Reset Controller behavior when the PLL lock signal is deasserted. The following modes are available: <ul style="list-style-type: none"> <li>• <b>Auto</b>—The associated <code>rx_digitalreset</code> controller automatically resets whenever the <code>rx_is_lockedtodata</code> signal is deasserted.</li> <li>• <b>Manual</b>—The associated <code>rx_digitalreset</code> controller is not reset when the <code>rx_is_lockedtodata</code> signal is deasserted, allowing you to choose corrective action.</li> </ul>
<b>rx_analogreset duration</b>	1-999999999	Specifies the time in ns to continue to assert the <code>rx_analogreset</code> after the reset input and all other gating conditions are removed. The value is rounded up to the nearest clock cycle. The default value is 40 ns.
<b>rx_digitalreset duration</b>	1-999999999	Specifies the time in ns to continue to assert the <code>rx_digitalreset</code> after the reset input and all other gating conditions are removed. The value is rounded up to the nearest clock cycle. The default value is 4000 ns.

### 4.4.3 Transceiver PHY Reset Controller Interfaces


This section describes the top-level signals for the Transceiver PHY Reset Controller.

The following figure illustrates the top-level signals of the Transceiver PHY Reset Controller IP. Many of the signals in the figure become buses if you choose separate reset controls. The variables in the figure represent the following parameters:

- `<n>`—The number of lanes
- `<p>`—The number of PLLs

**Figure 173. Transceiver PHY Reset Controller Top-Level Signals**

Generating the IP core creates signals and ports based on your parameter settings.



Note:  
 (1) `n=1` for `pll_select` signal width when a single TX reset sequence is used for all channels.

**Table 129. Top-Level Signals**

This table describes the signals in the above figure in the order that they are shown in the figure.





Signal Name	Direction	Clock Domain	Description
pll_locked[<p>-1:0]	Input	Asynchronous	Provides the PLL locked status input from each PLL. When asserted, indicates that the TX PLL is locked. When deasserted, the PLL is not locked. There is one signal per PLL.
pll_select[<p*n>-1:0]	Input	Synchronous to the Transceiver PHY Reset Controller input clock. Set to zero when not using multiple PLLs.	When you select <b>Use separate TX reset per channel</b> , this bus provides enough inputs to specify an index for each pll_locked signal to listen to for each channel. When <b>Use separate TX reset per channel</b> is disabled, the pll_select signal is used for all channels. n=1 when a single TX reset sequence is used for all channels.
tx_cal_busy[<n> -1:0]	Input	Asynchronous	This is the calibration status signal that results from the logical OR of pll_cal_busy and tx_cal_busy signals. The signal goes high when either the TX PLL or Transceiver PHY initial calibration is active. It will not be asserted if you manually re-trigger the calibration IP. The signal goes low when calibration is completed. This signal gates the TX reset sequence. The width of this signals depends on the number of TX channels.
rx_cal_busy[<n> -1:0]	Input	Asynchronous	This is calibration status signal from the Transceiver PHY IP core. When asserted, the initial calibration is active. When deasserted, calibration has completed. It will not be asserted if you manually re-trigger the calibration IP. This signal gates the RX reset sequence. The width of this signals depends on the number of RX channels.
rx_is_lockedtodata[<n>-1:0]	Input	Synchronous to CDR	Provides the rx_is_lockedtodata status from each RX CDR. When asserted, indicates that a particular RX CDR is ready to receive input data. If you do not choose separate controls for the RX channels, these inputs are ANDed together internally to provide a single status signal.
tx_analogreset_stat	Input	Asynchronous	<b>This is reset status signal from the Transceiver Native PHY IP Core. There is one tx_analogreset_stat per channel.</b> When asserted, reset sequence for TX PMA has begun. When deasserted, reset sequence for TX PMA has finished.
rx_analogreset_stat	Input	Asynchronous	<b>This is reset status signal from the Transceiver Native PHY IP Core. There is one rx_analogreset_stat per channel.</b> When asserted, reset sequence for RX PMA has begun. When deasserted, reset sequence for RX PMA has finished.
tx_digitalreset_stat	Input	Asynchronous	<b>This is reset status signal from the Transceiver Native PHY IP Core. There is one tx_digitalreset_stat per channel.</b> When asserted, reset sequence for TX PCS has begun. When deasserted, reset sequence for TX PCS has finished.
rx_digitalreset_stat	Input	Asynchronous	<b>This is reset status signal from the Transceiver Native PHY IP Core. There is one rx_digitalreset_stat per channel.</b> When asserted, reset sequence for RX PCS has begun. When deasserted, reset sequence for RX PCS has finished.

continued...



Signal Name	Direction	Clock Domain	Description
clock	Input	N/A	A free running system clock input to the Transceiver PHY Reset Controller from which all internal logic is driven. If a free running clock is not available, hold reset until the system clock is stable.
reset	Input	Asynchronous	Asynchronous reset input to the Transceiver PHY Reset Controller. When asserted, all configured reset outputs are asserted. Holding the reset input signal asserted holds all other reset outputs asserted. An option is available to synchronize with the system clock. In synchronous mode, the reset signal needs to stay asserted for at least two clock cycles by default.
tx_digitalreset[<n>-1:0]	Output	Synchronous to the Transceiver PHY Reset Controller input clock.	Digital reset for TX channels. The width of this signal depends on the number of TX channels. This signal is asserted when any of the following conditions is true: <ul style="list-style-type: none"> <li>reset is asserted</li> <li>pll_cal_busy is asserted</li> <li>tx_cal_busy is asserted</li> <li>PLL has not reached the initial lock (pll_locked deasserted)</li> <li>pll_locked is deasserted and tx_manual is deasserted</li> </ul> When all of these conditions are false, the reset counter begins its countdown for deassertion of tx_digitalreset.
tx_analogreset[<n>-1:0]	Output	Synchronous to the Transceiver PHY Reset Controller input clock.	Analog reset for TX channels. The width of this signal depends on the number of TX channels. This signal is asserted when reset and tx_cal_busy are asserted.
tx_ready[<n>-1:0]	Output	Synchronous to the Transceiver PHY Reset Controller input clock.	Status signal to indicate when the TX reset sequence is complete. This signal is deasserted while the TX reset is active. It is asserted a few clock cycles after the deassertion of tx_digitalreset. Some protocol implementations may require you to monitor this signal prior to sending data. The width of this signal depends on the number of TX channels.
rx_digitalreset[<n>-1:0]	Output	Synchronous to the Transceiver PHY Reset Controller input clock.	Digital reset for RX. The width of this signal depends on the number of channels. This signal is asserted when any of the following conditions is true: <ul style="list-style-type: none"> <li>reset is asserted</li> <li>rx_analogreset is asserted</li> <li>rx_cal_busy is asserted</li> <li>rx_is_lockedtodata is deasserted and rx_manual is deasserted</li> <li>tx_digitalreset_stat is asserted (if TX reset and sequencing TX and RX digital resets are enabled)</li> </ul> When all of these conditions are false, the reset counter begins its countdown for deassertion of rx_digitalreset.
rx_analogreset[<n>-1:0]	Output	Synchronous to the Transceiver PHY Reset Controller input clock.	Analog reset for RX. When asserted, resets the RX CDR and the RX PMA blocks of the transceiver PHY. This signal is asserted when any of the following conditions is true: <ul style="list-style-type: none"> <li>reset is asserted</li> <li>rx_cal_busy is asserted</li> </ul>

**continued...**



Signal Name	Direction	Clock Domain	Description
			The width of this signal depends on the number of channels.
rx_ready[<n>-1:0]	Output	Synchronous to the Transceiver PHY Reset Controller input clock.	Status signal to indicate when the RX reset sequence is complete. This signal is deasserted while the RX reset is active. It is asserted a few clock cycles after the deassertion of rx_digitalreset. Some protocol implementations may require you to monitor this signal prior to sending data. The width of this signal depends on the number of RX channels.

#### Usage Examples for pll\_select

- If a single channel can switch between three TX PLLs, the `pll_select` signal indicates which one of the selected three TX PLL's `pll_locked` signal is used to communicate the PLL lock status to the TX reset sequence. In this case, to select the 3-bits wide `pll_locked` port, the `pll_select` port is 2-bits wide.
- If three channels are instantiated with three TX PLLs and with a separate TX reset sequence per channel, the `pll_select` field is 6-bits wide (2-bits per channel). In this case, `pll_select [1:0]` represents channel 0, `pll_select[3:2]` represents channel 1, and `pll_select[5:4]` represents channel 2. For each channel, a separate `pll_locked` signal indicates the PLL lock status.
- If three channels are instantiated with three TX PLLs and with a single TX reset sequence for all three channels, then `pll_select` field is 2-bits wide. In this case, the same `pll_locked` signal indicates the PLL lock status for all three channels.
- If one channel is instantiated with one TX PLL, `pll_select` field is 1-bit wide. Connect `pll_select` to logic 0.
- If three channels are instantiated with only one TX PLL and with a separate TX reset sequence per channel, the `pll_select` field is 3-bits wide. In this case, `pll_select` should be set to 0 since there is only one TX PLL available.

#### 4.4.4 Transceiver PHY Reset Controller Resource Utilization

This section describes the estimated device resource utilization for two configurations of the Transceiver PHY Reset Controller. The exact resource count varies by Quartus Prime Pro Edition version number, as well as by optimization options.

**Table 130. Reset Controller Resource Utilization**

Configuration	Combination ALUTs	Logic Registers
Single transceiver channel	approximately 35	approximately 45
Four transceiver channels, shared TX reset, separate RX resets	approximately 100	approximately 150

#### 4.5 Using a User-Coded Reset Controller


You can design your own user-coded reset controller instead of using Transceiver PHY Reset Controller. Your user-coded reset controller must provide the following functionality for the recommended reset sequence:

- A clock signal input for your reset logic
- Holds the transceiver channels in reset by asserting the appropriate reset control signals
- Checks the PLL status (for example, checks the status of `pll_locked` and `pll_cal_busy`)

### 4.5.1 User-Coded Reset Controller Signals

Refer to the signals in the following figure and table for implementation of a user-coded reset controller.

**Figure 174. User-Coded Reset Controller, Transceiver PHY, and TX PLL Interaction**



**Table 131. User-coded Reset Controller, Transceiver PHY, and TX PLL Signals**

Signal Name	Direction	Description
<code>tx_analogreset</code>	Output	Resets the TX PMA when asserted high.
<code>tx_digitalreset</code>	Output	Resets the TX PCS when asserted high.
<code>rx_analogreset</code>	Output	Resets the RX PMA when asserted high.
<code>rx_digitalreset</code>	Output	Resets the RX PCS when asserted high.
<code>clock</code>	Input	Clock signal for the user-coded reset controller. You can use the system clock without synchronizing it to the PHY parallel clock. The upper limit on the input clock frequency is the frequency achieved in timing closure.

*continued...*




Signal Name	Direction	Description
pll_cal_busy	Input	A high on this signal indicates the PLL is being calibrated.
pll_locked	Input	A high on this signal indicates that the TX PLL is locked to the ref clock.
tx_cal_busy	Input	A high on this signal indicates that TX calibration is active. If you have multiple PLLs, you can OR their pll_cal_busy signals together.
rx_is_lockedtoata	Input	A high on this signal indicates that the RX CDR is in the lock-to-data (LTD) mode.
rx_cal_busy	Input	A high on this signal indicates that RX calibration is active.
tx_analogreset_stat	Input	A high on this signal indicates that reset sequence for TX PMA has begun. A low on this signal indicates that reset sequence for TX PMA has finished.
rx_analogreset_stat	Input	A high on this signal indicates that reset sequence for RX PMA has begun. A low on this signal indicates that reset sequence for RX PMA has finished.
tx_digitalreset_stat	Input	A high on this signal indicates that reset sequence for TX PCS has begun. A low on this signal indicates that reset sequence for TX PCS has finished.
rx_digitalreset_stat	Input	A high on this signal indicates that reset sequence for RX PCS has begun. A low on this signal indicates that reset sequence for RX PCS has finished.

### 4.6 Combining Status or PLL Lock Signals with User Coded Reset Controller

You can combine multiple PHY status signals before feeding into the reset controller as shown below.


**Figure 175. Combining Multiple PHY Status Signals**



*Note:* This configuration also applies to the rx\_cal\_busy signals.

When using multiple PLLs, you can logical AND the pll\_locked signals feeding the reset controller. Similarly, you can logical OR the pll\_cal\_busy signals to the reset controller tx\_cal\_busy port as shown below.

**Figure 176. Multiple PLL Configuration**





Resetting different channels separately requires multiple reset controllers. For example, a group of channels configured for Interlaken requires a separate reset controller from another group of channels that are configured for optical communication.

## 5 Stratix 10 H-Tile Transceiver PHY Architecture

### 5.1 PMA Architecture

The Physical Medium Attachment (PMA) acts as the analog front end for the Stratix 10 transceivers.


The PMA receives and transmits high-speed serial data depending on the transceiver channel configuration. All serial data transmitted and received passes through the PMA.

*Note:* The implementation details for all programmable features will be available in a future release of this User Guide.

#### 5.1.1 Transmitter PMA

The transmitter serializes the parallel data to create a high-speed serial data stream. Transmitter PMA is composed of the transmitter serializer and the transmitter buffer. The serializer clock is provided from the transmitter PLL.

**Figure 177. Transmitter PMA Block Diagram**




##### 5.1.1.1 Serializer

The serializer converts the incoming low-speed parallel data from the transceiver PCS or FPGA fabric to high-speed serial data and sends the data to the transmitter buffer.

The channel serializer supports the following serialization factors: 8, 10, 16, 20, 32, 40, and 64.

**Figure 178. Serializer Block**

The serializer block sends out the least significant bit (LSB) of the input data first.



### 5.1.1.2 Transmitter Buffer


The transmitter buffer includes the following circuitry:

- High Speed Differential I/O
- Programmable differential output voltage ( $V_{OD}$ )
- Programmable four tap pre-emphasis circuitry with pre-tap and post-tap polarity
  - Two pre-cursor taps
  - Two post-cursor taps
- Slew rate control
- Internal termination circuitry
- Electrical idle to support PCI Express and Quick Path Interconnect (QPI) configurations





Figure 179. Transmitter Buffer



R1\* - Half of the actual on-chip termination selected.


### 5.1.1.2.1 High-Speed Differential I/O

To improve performance, the Stratix 10 transmitter uses a new architecture in the output buffer—High-Speed Differential I/O.

### 5.1.1.2.2 Programmable Output Differential Voltage

You can program the differential output voltage (output swing) to handle different channel losses and receiver requirements. There are 32 differential  $V_{OD}$  settings up to VCCT power supply level. The step size is 1/31 of the VCCT power supply level.

Figure 180.  $V_{OD}$  (Differential) Signal Level



$$V_{OD} \text{ (Differential)} = V_p - V_N$$

### 5.1.1.2.3 Programmable Pre-Emphasis

Pre-emphasis can maximize the eye at the far-end receiver. The programmable pre-emphasis module in each transmit buffer amplifies high frequencies in the transmit data signal, to compensate for attenuation in the transmission media.


The pre-tap pre-emphasizes the bit before the transition and de-emphasizes the remaining bits. A different polarity on pre-tap does the opposite.

### 5.1.2 Receiver PMA


The receiver deserializes the high-speed serial data, creates a parallel data stream for either the receiver PCS or the FPGA fabric, and recovers the clock information from the received data.

The receiver portion of the PMA is comprised of the receiver buffer, the clock data recovery (CDR) unit, and the deserializer.

**Figure 181. Receiver PMA Block Diagram**



**Figure 182. Receiver Buffer**



R1\* - Half of the actual on-chip termination selected.

#### 5.1.2.1 Receiver Buffer

The receiver input buffer receives serial data from input pin and feeds the serial data to the clock data recovery (CDR) unit and deserializer.

The receiver buffer supports the following features:

- Programmable differential On-Chip Termination (OCT)
- Signal Detector
- Continuous Time Linear Equalization (CTLE)
- Variable Gain Amplifiers (VGA)
- Adaptive Parametric Tuning Engine
- Decision Feedback Equalization (DFE)

##### 5.1.2.1.1 Programmable Differential On-Chip Termination (OCT)

Receiver buffers include programmable on-chip differential termination of 85Ω, 100Ω, or OFF.



You can disable OCT and use external termination. If you select external termination, the receiver common mode is tri-stated. Common mode is based on the external termination connection. You will also need to implement off-chip biasing circuitry to establish the  $V_{CM}$  at the receiver buffer.

#### 5.1.2.1.2 Signal Detector

You can enable the optional signal threshold detection circuitry. If enabled, this option senses whether the signal level present at the receiver input buffer is above the signal detect threshold voltage.

#### 5.1.2.1.3 Continuous Time Linear Equalization (CTLE)

The CTLE boosts the signal that is attenuated due to channel characteristics. Each receiver buffer has independently programmable equalization circuits. These equalization circuits amplify the high-frequency component of the incoming signal by compensating for the low-pass characteristics of the physical medium. The CTLE supports AC gain and another setting called, **EQ gain**, that modifies the DC gain for equalization tuning.

Based on the AC gain selected, the EQ gain applies de-emphasis to the low-frequency spectrum for equalization.

#### 5.1.2.1.4 Variable Gain Amplifier (VGA)

Stratix 10 channels have a variable gain amplifier to optimize the signal amplitude prior to the CDR sampling. VGA can only be operated in manual mode.

*Note:* Implementation details will be available in a future release of this user guide.

#### 5.1.2.1.5 Adaptive Parametric Tuning (ADAPT) Engine


The Adaptive Parametric Tuning Engine includes loops for CTLE and DFE adaptation.

#### 5.1.2.1.6 Decision Feedback Equalization (DFE)

DFE amplifies the high frequency components of a signal without amplifying the noise content. It compensates for inter-symbol interference (ISI). DFE minimizes post-cursor ISI by adding or subtracting weighted versions of the previously received bits from the current bit. DFE works in synchronization with the TX pre-emphasis and downstream RX CTLE. This enables the RX CDR to receive the correct data that was transmitted through a lossy and noisy backplane.

The DFE advantage over CTLE is improved Signal to Noise Ratio (SNR). DFE amplifies the power of the high frequency components without amplifying the noise power.

Figure 183. Signal ISI



Notes:

- An ideal pulse response is a single data point at the cursor.
- Real world pulse response is non-zero before the cursor (precursor) and after the cursor (postcursor).
- ISI occurs when the data sampled at precursor or postcursor is not zero.


The DFE circuit stores delayed versions of the data. The stored bit is multiplied by a coefficient and then added to the incoming signal. The polarity of each coefficient is programmable.

The DFE architecture supports 15 fixed taps.

The 15 fixed taps translate to the DFE capable of removing the ISI from the next 15 bits, beginning from the current bit.



**Figure 184. Channel Pulse Response**



**Note:** The pulse at the output of the channel shows a long decaying tail. Frequency-dependent losses and quality degradation induces ISI.

#### 5.1.2.1.7 On-Die Instrumentation

The On-Die Instrumentation block allows users to monitor the eye width and height at the summing node of the DFE. This allows you to view the effect of the CTLE, VGA and DFE taps on the received signal.


Additional information about the ODI block will be included in future user guide release.

#### 5.1.2.2 Clock Data Recovery (CDR) Unit

The PMA of each channel includes a channel PLL that you can configure as a receiver clock data recovery (CDR) for the receiver. You can also configure the channel PLL of channels 1 and 4 as a clock multiplier unit (CMU) PLL for the transmitter in the same bank. The CDR block locks onto the received serial data stream and extracts the embedded clock information in the serial data. There are two operating modes:

- CDR mode—The CDR initially locks onto the reference clock, causing it to operate near the received data rate. After locking to the reference clock, the CDR transitions to lock-to-data mode where it adjusts the clock phase and frequency based on incoming data.
- CMU mode—The CDR locks onto the reference clock and acts as a TX PLL, generating the clock source for the TX. The CDR cannot capture any recovered data in this mode and can only drive x6 clock lines.

Figure 185. Channel PLL Configured as CDR



Note:  
1. The Quartus® Prime Pro Edition software automatically chooses the optimal values.

### 5.1.2.2.1 Lock-to-Reference Mode

In LTR mode, the phase frequency detector (PFD) in the CDR tracks the receiver input reference clock. The PFD controls the charge pump that tunes the VCO in the CDR. The `rx_is_lockedto ref` status signal is asserted active high to indicate that the CDR has locked to the phase and frequency of the receiver input reference clock.

Note: The phase detector (PD) is inactive in LTR mode.

### 5.1.2.2.2 Lock-to-Data Mode

During normal operation, the CDR must be in LTD mode to recover the clock from the incoming serial data. In LTD mode, the PD in the CDR tracks the incoming serial data at the receiver input. Depending on the phase difference between the incoming data and the CDR output clock, the PD controls the CDR charge pump that tunes the VCO.

Note: The PFD is inactive in LTD mode. The `rx_is_lockedto ref` status signal toggles randomly and is not significant in LTD mode.

### 5.1.2.2.3 CDR Lock Modes

You can configure the CDR in either automatic lock mode or manual lock mode. By default, the software configures the CDR in automatic lock mode.

#### Automatic Lock Mode

In automatic lock mode, the CDR initially locks to the input reference clock (LTR mode). After the CDR locks to the input reference clock, the CDR locks to the incoming serial data (LTD mode) when the following conditions are met:



- The signal threshold detection circuitry indicates the presence of valid signal levels at the receiver input buffer when `rx_std_signaldetect` is enabled.
- The CDR output clock is within the configured ppm frequency threshold setting with respect to the input reference clock (frequency locked).
- The CDR output clock and the input reference clock are phase matched within approximately 0.08 unit interval (UI) (phase locked).

If the CDR does not stay locked to data because of frequency drift or severe amplitude attenuation, the CDR switches back to LTR mode.

### Manual Lock Mode

The ppm detector and phase relationship detector reaction times can be too long for some applications that require faster CDR lock time. You can manually control the CDR to reduce its lock time using two optional input ports (`rx_set_locktoref` and `rx_set_locktodata`).


### 5.1.2.3 Deserializer

The deserializer block clocks in serial input data from the receiver buffer using the high-speed serial recovered clock and deserializes the data using the low-speed parallel recovered clock. The deserializer forwards the deserialized data to the receiver PCS or FPGA fabric.

The deserializer supports the following deserialization factors: 8, 10, 16, 20, 32, 40, and 64. The deserializer can be powered down when the CDR acts as a CMU.

**Figure 186. Deserializer Block Diagram**

The deserializer block sends out the LSB of the input data first.




## 5.2 Enhanced PCS Architecture

You can use the Enhanced PCS to implement multiple protocols that operate up to 17.4 Gbps line rates.

The Enhanced PCS provides the following functions:

- Performs functions common to most serial data industry standards, such as word alignment, block synchronization, encoding/decoding, and framing, before data is sent or received off-chip through the PMA
- Handles data transfer to and from the FPGA fabric
- Internally handles data transfer to and from the PMA
- Provides frequency compensation
- Performs channel bonding for multi-channel low skew applications

Figure 187. Enhanced PCS Datapath Diagram



## 5.2.1 Transmitter Datapath


### 5.2.1.1 TX Core FIFO

The TX Core FIFO provides an interface between the FPGA Fabric and across the EMIB to the TX PCS FIFO. It ensures reliable transfer of the data and status signals.

The TX Core FIFO operates in the following modes:

1. Phase Compensation Mode
2. Register Mode
3. Interlaken Mode
4. Basic Mode





### Phase Compensation Mode

In Phase Compensation mode, the TX Core FIFO decouples phase variations between `tx_coreclkln` and `PCS_clkout_x2(tx)`. In this mode, the read and write controls of the TX Core FIFO, can be driven by clocks from asynchronous clock sources but must be the same frequency with 0 ppm difference. You can use the FPGA fabric clock or `tx_clkout` (TX parallel clock) to clock the write side of the TX Core FIFO.

*Note:* In Phase Compensation mode, TX parallel data is valid for every low-speed clock cycle, and `tx_enh_data_valid` signal must be tied with logic level 1.

### Register Mode

The Register Mode bypasses the FIFO functionality to eliminate the FIFO latency uncertainty for applications with stringent latency requirements. This is accomplished by tying the read clock of the FIFO with its write clock. In Register Mode, `tx_parallel_data` (data), `tx_control` (indicates whether `tx_parallel_data` is a data or control word), and `tx_enh_data_valid` (data valid) are registered at the FIFO output. The FIFO in Register Mode has one register stage or one parallel clock latency.

### Interlaken Mode

In Interlaken mode, the TX Core FIFO operates as an elastic buffer. In this mode, you have additional signals to control the data flow into the FIFO. Therefore, the FIFO write clock frequency does not have to be the same as the read clock frequency. You can control the writing to the TX Core FIFO with `tx_fifo_wr_en` by monitoring the FIFO flags. The goal is to prevent the FIFO from becoming full or empty. On the read side, read enable is controlled by the Interlaken frame generator.

### Basic Mode

In Basic mode, the TX FIFO operates as an elastic buffer, where buffer depths can vary. This mode allows driving write and read side of TX Core FIFO with different clock frequencies. Monitor the FIFO flag to control write and read operations. For TX Core FIFO, assert `tx_fifo_wr_en` signal with `tx_fifo_pempty` signal going low.

#### 5.2.1.2 TX PCS FIFO

The TX PCS FIFO operates in Phase Compensation Mode.

The TX PCS FIFO interfaces between the transmitter PCS and across EMIB to the TX Core FIFO, and ensures reliable transfer of data and status signals. It compensates for the phase difference between the `PCS_clkout_2x(tx)` and `PCS_clkout(tx)`.

### Related Links

[Reconfiguration Interface and Dynamic Reconfiguration](#) on page 341

This chapter explains the purpose and the use of the Stratix 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.


### 5.2.1.3 Interlaken Frame Generator

The Interlaken frame generator block takes the data from the TX PCS FIFO and encapsulates the payload and burst/idle control words from the FPGA fabric with the framing layer’s control words (synchronization word, scrambler state word, skip word, and diagnostic word) to form a metaframe. The Native PHY IP core allows you to set the metaframe length from five 8-byte words to a maximum value of 8192 (64Kbyte words).

Use the same value on frame generator metaframe length for the transmitter and receiver.

#### Figure 188. Interlaken Frame Generator

The Interlaken frame generator implements the Interlaken protocol.



### 5.2.1.4 Interlaken CRC-32 Generator


The Interlaken CRC-32 generator block receives data from the Interlaken frame generator and calculates the cyclic redundancy check (CRC) code for each block of data. This CRC code value is stored in the CRC32 field of the diagnostic word. CRC-32 provides a diagnostic tool for each lane. This helps to trace the errors on the interface back to an individual lane.

The CRC-32 calculation covers most of the metaframe, including the diagnostic word, except the following:

- Bits [66:64] of each word
- 58-bit scrambler state within the scrambler state word
- 32-bit CRC-32 field within the diagnostic word

**Figure 189. Interlaken CRC-32 Generator**

The Interlaken CRC-32 generator implements the Interlaken protocol.



### 5.2.1.5 64B/66B Encoder and Transmitter State Machine (TX SM)

The 64B/66B encoder is used to achieve DC-balance and sufficient data transitions for clock recovery. It encodes 64-bit XGMII data and 8-bit XGMII control into 10GBASE-R 66-bit control or data blocks in accordance with Clause 49 of the IEEE802.3-2008 specification.


The 66-bit encoded data contains two overhead sync header bits that the receiver PCS uses for block synchronization and bit-error rate (BER) monitoring. The sync header is 01 for data blocks and 10 for control blocks. Sync headers are not scrambled and are used for block synchronization. (The sync headers 00 and 11 are not used, and generate an error if seen.) The remainder of the block contains the payload. The payload is scrambled and the sync header bypasses the scrambler.

The encoder block also has a state machine (TX SM) designed in accordance with the IEEE802.3-2008 specification. The TX SM ensures valid packet construction on data sent from the MAC layer. It also performs functions such as transmitting local faults under reset, as well as transmitting error codes when the 10GBASE-R PCS rules are violated.

*Note:* The 64B/66B encoder is available to implement the 10GBASE-R protocol.



Figure 190. Example Data Pattern for 64B/66B Encoding



**64B/66B Encoder Reset Condition**

The tx\_digitalreset signal resets the 64B/66B encoder. During the reset condition, the 64B/66B encoder does not output any signal in contrast with the 8B/10B encoder.

**5.2.1.6 PRBS Pattern Generator**

The Stratix 10 transceivers contain hardened Pseudo Random Binary Sequence (PRBS) generators and checkers to provide a simple and easy way to verify and characterize high speed links

*Note:* The pattern generators and checkers are supported for non-bonded channels only.

You can use this PRBS (pseudo-random binary sequence) generator to simulate traffic without developing or fully implementing any upper layer of a protocol stack. The PRBS generator is a shared hardened block between the Standard and Enhanced datapaths. There is only one set of control signals and registers for using this feature. When the PRBS generator is enabled, the data on the PRBS data lines is selected to be sent to the PMA. At any instant, either the data from the PCS or the data generated from the PRBS generator, is sent to the PMA.

The PRBS generator can be configured for two widths of the PCS-PMA interface: 10 bits and 64 bits. PRBS9 is available in 10-bit and 64-bit PCS-PMA widths. All other PRBS patterns are available in 64-bit PCS-PMA width only. The PRBS generator patterns can only be used when PCS-PMA interface width is configured to 10 bits or 64 bits.

Table 132. Supported PRBS Patterns

PRBS Pattern	10-bit PCS-PMA width	64-bit PCS-PMA width
PRBS7: $x^7 + x^6 + 1$		Yes
PRBS9: $x^9 + x^5 + 1$	Yes	Yes
<i>continued...</i>		



PRBS Pattern	10-bit PCS-PMA width	64-bit PCS-PMA width
PRBS15: $x^{15} + x^{14} + 1$		Yes
PRBS23: $x^{23} + x^{18} + 1$		Yes
PRBS31: $x^{31} + x^{28} + 1$		Yes


PRBS test patterns may be considered equivalent to "noise". Use these patterns to test the transceiver link with a noisy signal by placing the transceiver in loopback mode.

Use PRBS7 and PRBS9 to test transceiver links with linear impairments, and with 8B/10B.

Use PRBS15 for jitter evaluation.

Use PRBS23 or PRBS31 for jitter evaluation (data-dependent jitter) of non-8B/10B links, such as SDH/SONET/OTN jitter testers. Most 40G, 100G, and 10G applications use PRBS31 for link evaluation.

**Figure 191. PRBS Generator for Serial Implementation of PRBS9 Pattern**




*Note:* All supported PRBS generators are similar to the PRBS9 generator.

### 5.2.1.7 Scrambler

The scrambler randomizes data to create transitions to DC-balance the signal and help CDR circuits. The scrambler uses a  $x^{58} + x^{39} + 1$  polynomial and supports both synchronous scrambling used for Interlaken and asynchronous (also called self-synchronized) scrambling used for the 10GBASE-R protocol.


The asynchronous (self-synchronizing) mode does not require an initialization seed. Except for the two sync header bits in each 66-bit data block, the entire 64-bit payload is scrambled by feeding it into a linear feedback shift register (LFSR) continuously to generate scrambled data while the sync-header bits bypass the scrambler. The initial seed is set to all 1s. You can change the seed for the 10GBASE-R protocol using the Native PHY IP core.

**Figure 192. Asynchronous Scrambler in Serial Implementation**



In synchronous mode, the scrambler is initially reset to different programmable seeds on each lane. The scrambler then runs by itself. Its current state is XOR'd with the data to generate scrambled data. A data checker in the scrambler monitors the data to determine if it should be scrambled or not. If a synchronization word is found, it is transmitted without scrambling. If a scrambler state word is detected, the current scramble state is written into the 58-bit scramble state field in the scrambler state word and sent over the link. The receiver uses this scramble state to synchronize the descrambler. The seed is automatically set for Interlaken protocol.

**Figure 193. Synchronous Scrambler Showing Different Programmable Seeds**



### 5.2.1.8 Interlaken Disparity Generator

The Interlaken disparity generator block is in accordance with the Interlaken protocol specification and provides a DC-balanced data output.

The Interlaken protocol solves the unbounded baseline wander, or DC imbalance, of the 64B/66B coding scheme used in 10Gb Ethernet by inverting the transmitted data. The disparity generator monitors the transmitted data and makes sure that the running disparity always stays within a  $\pm 96$ -bit bound. It adds the 67th bit (bit 66) to signal the receiver whether the data is inverted or not.

**Table 133. Inversion Bit Definition**

Bit 66	Interpretation
0	Bits [63:0] are not inverted; the receiver processes this word without modification
1	Bits [63:0] are inverted; the receiver inverts the bits before processing this word



**Note:** The Interlaken disparity generator is available to implement the Interlaken protocol.

### 5.2.1.9 TX Gearbox, TX Bitlip and Polarity Inversion

The TX gearbox adapts the PCS data width to the smaller bus width of the PCS-PMA interface (Gearbox Reduction). It supports different ratios (FPGA fabric-PCS Interface Width: PCS-PMA Interface Width) such as 66:32, 66:40, 64:32, 40:40, 32:32, 64:64, 67:64, and 66:64. The gearbox mux selects a group of consecutive bits from the input data bus depending on the gearbox ratio and the data valid control signals.

The TX gearbox also has a bit slipping feature to adjust the data skew between channels. The TX parallel data is slipped on the rising edge of `tx_enh_bitslip` before it is passed to the PMA. The maximum number of the supported bitlips is PCS data width-1 and the slip direction is from MSB to LSB and from current to previous word.

**Figure 194. TX Bitlip**

`tx_enh_bitslip = 2` and PCS width of gearbox is 67

	Current Word							Previous Word						
Bit Index	66	65	64	...	2	1	0	66	65	64	...	2	1	0

You can use transmitter data polarity inversion to invert the polarity of every bit of the input data word to the serializer in the transmitter path. The inversion has the same effect as swapping the positive and negative signals of the differential TX buffer. This is useful if these signals are reversed on the board or backplane layout. Enable polarity inversion through the Native PHY IP core.

### 5.2.1.10 KR FEC Blocks

The KR FEC blocks in the Enhanced PCS are designed in accordance with the 10G-KRFEC and 40G-KRFEC of the IEEE 802.3 specification. The KR FEC implements the Forward Error Correction (FEC) sublayer, a sublayer between the PCS and PMA sublayers.

Most data transmission systems, such as Ethernet, have minimum requirements for the bit error rate (BER). However, due to channel distortion or noise in the channel, the required BER may not be achievable. In these cases, adding a forward error control correction can improve the BER performance of the system.

The FEC sublayer is optional and can be bypassed. When used, it can provide additional margin to allow for variations in manufacturing and environmental conditions. FEC can achieve the following objectives:


- Support a forward error correction mechanism for the 10GBASE-R/KR and 40GBASE-R/KR protocols
- Support the full duplex mode of operation of the Ethernet MAC
- Support the PCS, PMA, and Physical Medium Dependent (PMD) sublayers defined for the 10GBASE-R/KR and 40GBASE-R/KR protocols

With KR FEC, the BER performance of the system can be improved.

### Transcode Encoder

The KR forward error correction (KR FEC) transcode encoder block performs the 64B/66B to 65-bit transcoder function by generating the transcode bit. The transcode bit is generated from a combination of 66 bits after the 64B/66B encoder which consists of a 2-bit synchronization header (S0 and S1) and a 64-bit payload (D0, D1, ..., D63). To ensure a DC-balanced pattern, the transcode word is generated by performing an XOR function on the second synchronization bit S1 and payload bit D8. The transcode bit becomes the LSB of the 65-bit pattern output of the transcode encoder.

Figure 195. Transcode Encoder



### KR FEC Encoder

FEC (2112,2080) is an FEC code specified in Clause 74 of the IEEE 802.3 specification. The code is a shortened cyclic code (2112, 2080). For each block of 2080 message bits, another 32 parity checks are generated by the encoder to form a total of 2112 bits. The generator polynomial is:

$$g(x) = x^{32} + x^{23} + x^{21} + x^{11} + x^2 + 1$$

### KR FEC Scrambler

The KR FEC scrambler block performs scrambling based on the generation polynomial  $x^{58} + x^{39} + 1$ , which is necessary for establishing FEC block synchronization in the receiver and to ensure DC balance.

### KR FEC TX Gearbox


The KR FEC TX gearbox converts 65-bit input words to 64-bit output words to interface the KR FEC encoder with the PMA. This gearbox is different from the TX gearbox used in the Enhanced PCS. The KR FEC TX gearbox aligns with the FEC block. Because the encoder output (also the scrambler output) has its unique word size pattern, the gearbox is specially designed to handle that pattern.

## 5.2.2 Receiver Datapath

### 5.2.2.1 RX Gearbox, RX Bit-slip, and Polarity Inversion

The RX gearbox adapts the PMA data width to the larger bus width of the PCS channel (Gearbox Expansion). It supports different ratios (PCS-PMA interface width : FPGA fabric to PCS-Core width) such as 32:66, 40:66, 32:67, 32:64, 40:40, 32:32, 64:64, 67:64, and 66:64 and a bit slipping feature.






RX bit slip is engaged when the RX block synchronizer or `rx_bitslip` is enabled to shift the word boundary. On the rising edge of the bit slip signal of the RX block synchronizer or `rx_bitslip` from the FPGA fabric, the word boundary is shifted by one serial bit or 1UI. Each bit slip removes the earliest received bit from the received data.

**Figure 196. RX Bitslip**

`rx_bitslip` is toggled two times, which shifts the `rx_parallel_data` boundary two bits.



The receiver gearbox can invert the polarity of the incoming data. This is useful if the receiver signals are reversed on the board or backplane layout. Enable polarity inversion through the Native PHY IP core.

Data valid generation logic is essential for gearbox operation. Each block of data is accompanied by `rx_enh_data_valid` data valid signal which "qualifies" the block as valid or not. The data valid toggling pattern is dependent on the data width conversion ratio. For example, if the ratio is 66:40, the data valid signal is high in 20 out of 33 cycles or approximately 2 out of 3 cycles and the pattern repeats every 33 `rx_clkout` RX low-speed parallel clock cycles.

### 5.2.2.2 Block Synchronizer

The block synchronizer determines the block boundary of a 66-bit word in the case of the 10GBASE-R protocol or a 67-bit word in the case of the Interlaken protocol. The incoming data stream is slipped one bit at a time until a valid synchronization header (bits 65 and 66) is detected in the received data stream. After the predefined number of synchronization headers (as required by the protocol specification) is detected, the block synchronizer asserts `rx_enh_blk_lock` (block lock status signal) to other receiver PCS blocks down the receiver datapath and to the FPGA fabric.


### 5.2.2.3 Interlaken Disparity Checker

The Interlaken disparity checker examines the received inversion bit inserted by the far end disparity generator, to determine whether to reverse the inversion process of the Interlaken disparity generation.

*Note:* The Interlaken disparity checker is available to implement the Interlaken protocol.

### 5.2.2.4 Descrambler

The descrambler block descrambles received data to regenerate unscrambled data using the  $x^{58} + x^{39} + 1$  polynomial. Like the scrambler, it operates in asynchronous mode or synchronous mode.



**Related Links**

Scrambler on page 309

**5.2.2.5 Interlaken Frame Synchronizer**

The Interlaken frame synchronizer delineates the metaframe boundaries and searches for each of the framing layer control words: Synchronization, Scrambler State, Skip, and Diagnostic. When four consecutive synchronization words have been identified, the frame synchronizer achieves the frame locked state. Subsequent metaframes are then checked for valid synchronization and scrambler state words. If four consecutive invalid synchronization words or three consecutive mismatched scrambler state words are received, the frame synchronizer loses frame lock. In addition, the frame synchronizer provides `rx_enh_frame_lock` (receiver metaframe lock status) to the FPGA fabric.

*Note:* The Interlaken frame synchronizer is available to implement the Interlaken protocol.

**5.2.2.6 64B/66B Decoder and Receiver State Machine (RX SM)**

The 64B/66B decoder reverses the 64B/66B encoding process. The decoder block also contains a state machine (RX SM) designed in accordance with the IEEE802.3-2008 specification. The RX SM checks for a valid packet structure in the data sent from the remote side. It also performs functions such as sending local faults to the Media Access Control (MAC)/Reconciliation Sublayer (RS) under reset and substituting error codes when the 10GBASE-R and 10GBASE-KR PCS rules are violated.

*Note:* The 64B/66B decoder is available to implement the 10GBASE-R protocol.

**5.2.2.7 PRBS Verifier**

You can use pseudo-random bit stream (PRBS) verifier to easily characterize high-speed links without developing or fully implementing any upper layer of a protocol stack. The PRBS verifier is a shared hardened block between the Standard and Enhanced datapaths. Hence, there is only one set of control signals and registers for this feature.

You can use the PRBS verifier block to verify the pattern generated by the PRBS generator. The PRBS verifier can be configured for two widths of the PCS-PMA interface: 10 bits and 64 bits. PRBS9 is available in both 10-bit and 64-bit PCS-PMA widths. All other PRBS patterns are available in 64-bit PCS-PMA width only. The PRBS verifier patterns can only be used when the PCS-PMA interface width is configured to 10 bits or 64 bits.

The pseudo-random bit stream (PRBS) block verifies the pattern generated by the PRBS generator. The verifier supports the 64-bit PCS-PMA interface. PRBS7 supports 64-bit width only. PRBS9 supports 10-bit PMA data width to allow testing at a lower data rate.


**Table 134. Supported PRBS Patterns**

PRBS Pattern	10 bit PCS-PMA width	64 bit PCS-PMA width
PRBS7: $x^7 + x^6 + 1$		Yes
PRBS9: $x^9 + x^5 + 1$	Yes	Yes
<i>continued...</i>		



PRBS Pattern	10 bit PCS-PMA width	64 bit PCS-PMA width
PRBS15: $x^{15} + x^{14} + 1$		Yes
PRBS23: $x^{23} + x^{18} + 1$		Yes
PRBS31: $x^{31} + x^{28} + 1$		Yes

Figure 197. PRBS9 Verify Serial Implementation



The PRBS verifier has the following control and status signals available to the FPGA fabric:

- `rx_prbs_done`—Indicates the PRBS sequence has completed one full cycle. It stays high until you reset it with `rx_prbs_err_clr`.
- `rx_prbs_err`—Goes high if an error occurs. This signal is pulse-extended to allow you to capture it in the RX FPGA CLK domain.
- `rx_prbs_err_clr`—Used to reset the `rx_prbs_err` signal.

Enable the PRBS verifier control and status ports through the Native PHY IP core.

### 5.2.2.8 10GBASE-R Bit-Error Rate (BER) Checker

The 10GBASE-R BER checker block is designed in accordance with the 10GBASE-R protocol specification as described in IEEE 802.3-2008 clause-49. After block lock synchronization is achieved, the BER checker starts to count the number of invalid synchronization headers within a 125- $\mu$ s period. If more than 16 invalid synchronization headers are observed in a 125- $\mu$ s period, the BER checker provides the status signal `rx_enh_highber` to the FPGA fabric, indicating a high bit error rate condition.

When the optional control input `rx_enh_highber_clr_cnt` is asserted, the internal counter for the number of times the BER state machine has entered the "BER\_BAD\_SH" state is cleared.

When the optional control input `rx_enh_clr_errblk_count` is asserted, the internal counter for the number of times the RX state machine has entered the "RX\_E" state for the 10GBASE-R protocol is cleared. In modes where the FEC block is enabled, the assertion of this signal resets the status counters within the RX FEC block.



*Note:* The 10GBASE-R BER checker is available to implement the 10GBASE-R protocol.

### 5.2.2.9 Interlaken CRC-32 Checker

The Interlaken CRC-32 checker verifies that the data transmitted has not been corrupted between the transmit PCS and the receive PCS. The CRC-32 checker calculates the 32-bit CRC for the received data and compares it against the CRC value that is transmitted within the diagnostic word. `rx_enh_crc32_err` (CRC error signal) is sent to the FPGA fabric.

### 5.2.2.10 RX PCS FIFO

The RX PCS FIFO interfaces between the receiver PCS and across EMIB to the RX Core FIFO and ensures reliable transfer of data and status signals. It compensates for the phase difference between the `PCS_clkout_x2(rx)` and `PCS_clkout(rx)`.

The RX PCS FIFO operates in the following modes:

1. Phase Compensation Mode
2. Register Mode

#### 5.2.2.10.1 Phase Compensation Mode

In Phase Compensation mode, the RX PCS FIFO decouples phase variations between `PCS_clkout(rx)` and `PCS_clkout_x2(rx)`. In this mode, read and write of the RX PCS FIFO can be driven by clocks from asynchronous clock sources but must be same frequency.

#### 5.2.2.10.2 Register Mode

The Register Mode bypasses the FIFO functionality to eliminate the FIFO latency uncertainty for applications with stringent latency requirements. This is accomplished by tying the read clock of the FIFO with its write clock.

### 5.2.2.11 RX Core FIFO

The RX Core FIFO provides an interface between the FPGA Fabric and across EMIB to RX PCS FIFO. It ensures reliable transfer of data and status signals.

The RX Core FIFO Operates in the following modes:

- Phase Compensation Mode
- Register Mode
- Basic Mode
- Interlaken
- 10GBase-R

#### 5.2.2.11.1 Phase Compensation Mode

The RX Core FIFO compensates for the phase difference between the read clock and write clocks. `PCS_clkout_x2(rx)` (RX parallel clock) clocks the write side of the RX Core FIFO and `rx_coreclkln` (FPGA fabric clock or `rx_clkout`) clocks the read side of the RX Core FIFO. Depth of RX Core FIFO is constant in this mode, therefore RX FIFO flag status can be ignored. You can tie `rx_enh_data_valid` with one.



### 5.2.2.11.2 Register Mode

The register mode bypasses the FIFO functionality to eliminate the FIFO latency uncertainty for applications with stringent latency requirements. This is accomplished by tying the read clock of the FIFO with its write clock. In Register mode, `rx_parallel_data` (data), `rx_control` indicates whether `rx_parallel_data` is a data or control word, and `rx_enh_data_valid` (data valid) are registered at the FIFO output.

### 5.2.2.11.3 Basic Mode


In Basic mode, the RX Core FIFO operates as an elastic buffer, where buffer depths can vary. This mode allows driving the write and read side of the RX Core FIFO with different clock frequencies. Monitor the FIFO flag to control write and read operations. For RX Core FIFO, assert `rx_data_valid` signal with `rx_fifo_pfull` signal going low.

### 5.2.2.11.4 Interlaken Mode

In Interlaken mode, the RX Core FIFO operates as an Interlaken deskew FIFO. To implement the deskew process, implement an FSM that controls the FIFO operation based on available FPGA input and output flags.

For example, after frame lock is achieved, data is written after the first alignment word (SYNC word) is found on that channel. As a result, `rx_fifo_pempty` (FIFO partially empty flag) of that channel goes low. You must monitor the `rx_fifo_pempty` and `rx_fifo_pfull` flags of all channels. If `rx_fifo_pempty` flags from all channels deassert before any `rx_fifo_pfull` flag asserts, which implies alignment word has been found on all lanes of the link, you start reading from all the FIFOs by asserting `rx_fifo_rd_en`. Otherwise, if a `rx_fifo_pfull` flag from any channel goes high before a `rx_fifo_pempty` flag deassertion on all channels, you must reset the FIFO by toggling the `rx_fifo_align_clr` signal and repeating the process.

**Figure 198. RX Core FIFO as Interlaken Deskew FIFO**





### 5.2.2.11.5 10GBASE-R Mode

In 10GBASE-R mode, the RX Core FIFO operates as a clock compensation FIFO. When the block synchronizer achieves block lock, data is sent through the FIFO. Idle ordered sets (OS) are deleted and Idles are inserted to compensate for the clock difference between the RX low speed parallel clock and the FPGA fabric clock ( $\pm 100$  ppm for a maximum packet length of 64,000 bytes).

#### Idle OS Deletion

Deletion of Idles occurs in groups of four OS (when there are two consecutive OS) until the `rx_fifo_rd_pfull` flag deasserts. Every word—consisting of a lower word (LW) and an upper word (UW)—is checked for whether it can be deleted by looking at both the current and previous words.

**Table 135. Conditions Under Which a Word Can be Deleted**


In this table X=don't care, T=Terminate, I=Idle, and OS=Ordered Set.

Deletable	Case	Word	Previous	Current	Output	
Lower Word	1	UW	!T	X	!T	X
		LW	X	I	X	X
	2	UW	OS	X	OS	X
		LW	X	OS	X	X
Upper Word	1	UW	X	I	X	X
		LW	X	!T	X	!T
	2	UW	X	OS	X	X
		LW	X	OS	X	OS

If only one word is deleted, data shifting is necessary because the datapath is two words wide. After two words have been deleted, the FIFO stops writing for one cycle and a synchronous flag (`rx_control[8]`) appears on the next block of 8-byte data. There is also an asynchronous status signal `rx_enh_fifo_del`, which does not go through the FIFO.


**Figure 199. Idle Word Deletion**

This figure shows the deletion of Idle words from the receiver data stream.



**Figure 200. OS Word Deletion**

This figure shows the deletion of Ordered set words in the receiver data stream.





### Idle Insertion

Idle insertion occurs in groups of 8 Idles when the `rx_enh_fifo_pempty` flag is deasserted. Idles can be inserted following Idles or OS. Idles are inserted in groups of 8 bytes. Data shifting is not necessary. There is a synchronous status `rx_enh_fifo_insert` signal that is attached to the 8-byte Idles being inserted.


**Table 136. Cases Where Two Idle Words are Inserted**

In this table X=don't care, S=Start, OS=Ordered Set, I-DS=Idle in data stream, and I-In=Idle inserted. In cases 3 and 4, the Idles are inserted between the LW and UW.

Case	Word	Input	Output	
1	UW	I-DS	I-DS	I-In
	LW	X	X	I-In
2	UW	OS	OS	I-In
	LW	X	X	I-In
3	UW	S	I-In	S
	LW	I-DS	I-DS	I-In
4	UW	S	I-In	S
	LW	OS	OS	I-In

**Figure 201. Idle Word Insertion**

This figure shows the insertion of Idle words in the receiver data stream.



### 5.2.3 RX KR FEC Blocks

#### KR FEC Block Synchronization

You can obtain FEC block delineation for the RX KR FEC by locking onto correctly received FEC blocks with the KR FEC block synchronization.

*Note:* The KR FEC block synchronization is available to implement the 10GBASE-KR protocol.

#### KR FEC Descrambler

The KR FEC descrambler block descrambles received data to regenerate unscrambled data using the  $x^{58} + x^{39} + 1$  polynomial. Before the block boundary in the KR FEC sync block is detected, the data at the input of the descrambler is sent directly to the KR FEC decoder. When the boundary is detected, the aligned word from the KR FEC sync block is descrambled with the Pseudo Noise (PN) sequence and then sent to the KR FEC decoder.

#### KR FEC Decoder

The KR FEC decoder block performs the FEC (2112, 2080) decoding function by analyzing the received 32 65-bit blocks for errors. It can correct burst errors of 11 bits or less per FEC block.

### KR FEC RX Gearbox

The KR FEC RX gearbox block adapts the PMA data width to the larger bus width of the PCS channel. It supports a 64:65 ratio.


### Transcode Decoder

The transcode decoder block performs the 65-bit to 64B/66B reconstruction function by regenerating the 64B/66B synchronization header.

## 5.3 Standard PCS Architecture

The standard PCS can operate at a data rate of up to 12 Gbps. Protocols such as PCI-Express, CPRI 4.2+, GigE, IEEE 1588 are supported in Hard PCS while the other protocols can be implemented using Basic/Custom (Standard PCS) transceiver configuration rules.

Figure 202. Standard PCS Datapath Diagram



### 5.3.1 Transmitter Datapath

#### 5.3.1.1 TX Core FIFO

The TX Core FIFO operates in the following modes:

- Phase Compensation Mode
- Register Mode
- Basic Mode





### Related Links

[TX Core FIFO](#) on page 304

#### 5.3.1.2 TX PCS FIFO

The TX PCS FIFO operates in Phase Compensation Mode.

For more information, refer to the *TX PCS FIFO* section.


### Related Links

[TX PCS FIFO](#) on page 305

#### 5.3.1.3 Byte Serializer

In certain applications, the FPGA fabric cannot operate at the same clock rate as the transmitter channel (PCS) because the transmitter channel is capable of operating at higher clock rates compared to the FPGA fabric. The byte serializer allows the transmitter channel to operate at higher data rates while keeping the FPGA fabric interface clock rate below its maximum limit. This is accomplished by increasing the channel width two or four times (FPGA fabric-to-PCS interface width) and dividing the clock (*tx\_clkout*) rate by 2 or 4. The byte serializer can be disabled, or operate in Serialize x2 or Serialize x4 modes.

**Figure 203. Byte Serializer Block Diagram**



### Related Links

- [Implementing the PHY Layer in Stratix 10 H-Tile Transceivers](#) on page 31
- [Resetting Transceiver Channels](#) on page 271
  - To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.

##### 5.3.1.3.1 Bonded Byte Serializer

The bonded byte serializer is available in Stratix 10 devices, and is used in applications such as PIPE, CPRI, and custom applications where multiple channels are grouped together. The bonded byte serializer is implemented by bonding all the control signals to prevent skew induction between channels during byte serialization. In this configuration, one of the channels acts as master and the remaining channels act as slaves.



### 5.3.1.3.2 Byte Serializer Disabled Mode

In disabled mode, the byte serializer is bypassed. The data from the TX FIFO is directly transmitted to the 8B/10B encoder, TX Bitslip, or Serializer, depending on whether or not the 8B/10B encoder and TX Bitslip are enabled. Disabled mode is used in low-speed applications such as GigE, where the FPGA fabric and the TX standard PCS can operate at the same clock rate.

### 5.3.1.3.3 Byte Serializer Serialize x2 Mode

The serialize x2 mode is used in high-speed applications such as the PCIe Gen1 or Gen2 protocol implementation, where the FPGA fabric cannot operate as fast as the TX PCS.

In serialize x2 mode, the byte serializer serializes 16-bit, 20-bit (when 8B/10B encoder is not enabled), 32-bit, and 40-bit (when 8B/10B encoder is not enabled) input data into 8-bit, 10-bit, 16-bit, and 20-bit data, respectively. As the parallel data width from the TX FIFO is halved, the clock rate is doubled.

After byte serialization, the byte serializer forwards the least significant word first followed by the most significant word. For example, if the FPGA fabric-to-PCS Interface width is 32, the byte serializer forwards `tx_parallel_data[15:0]` first, followed by `tx_parallel_data[31:16]`.

#### Related Links

[PCI Express \(PIPE\)](#) on page 145

### 5.3.1.3.4 Byte Serializer Serialize x4 Mode

The serialize x4 mode is used in high-speed applications such as the PCIe Gen3 protocol mode, where the FPGA fabric cannot operate as fast as the TX PCS.

In serialize x4 mode, the byte serializer serializes 32-bit data into 8-bit data. As the parallel data width from the TX FIFO is divided four times, the clock rate is quadrupled.

After byte serialization, the byte serializer forwards the least significant word first followed by the most significant word. For example, if the FPGA fabric-to-PCS Interface width is 32, the byte serializer forwards `tx_parallel_data[7:0]` first, followed by `tx_parallel_data[15:8]`, `tx_parallel_data[23:16]` and `tx_parallel_data[31:24]`.

#### Related Links


[PCI Express \(PIPE\)](#) on page 145

### 5.3.1.4 8B/10B Encoder

The 8B/10B encoder takes in 8-bit data and 1-bit control as input and converts them into a 10-bit output. The 8B/10B encoder automatically performs running disparity check for the 10-bit output. Additionally, the 8B/10B encoder can control the running disparity manually using the `tx_forcedisp` and `tx_dispv` ports.



Figure 204. 8B/10B Encoder Block Diagrams




When the PCS-PMA interface width is 10 bits, one 8B/10B encoder is used to convert the 8-bit data into a 10-bit output. When the PCS-PMA interface width is 20 bits, two cascaded 8B/10B encoders are used to convert the 16-bit data into a 20-bit output. The first eight bits (LSByte) is encoded by the first 8B/10B encoder and the next eight bits (MSByte) is encoded by the second 8B/10B encoder. The running disparity of the LSByte is calculated first and passed on to the second encoder to calculate the running disparity of the MSByte.

**Note:** You cannot enable the 8B/10B encoder when the PCS-PMA interface width is 8 bits or 16 bits.

5.3.1.4.1 8B/10B Encoder Control Code Encoding

Figure 205. Control Code Encoding Diagram



The tx\_datak signal indicates whether the 8-bit data being sent at the tx\_parallel\_data port should be a control word or a data word. When tx\_datak is high, the 8-bit data is encoded as a control word (Kx.y). When tx\_datak is low, the 8-bit data is encoded as a data word (Dx.y). Depending upon the PCS-PMA interface width, the width of tx\_datak is either 1 bit or 2 bits. When the PCS-PMA interface width is 10 bits, tx\_datak is a 1-bit word. When the PCS-PMA interface width is 20 bits, tx\_datak is a 2-bit word. The LSB of tx\_datak corresponds to the LSByte of the input data sent to the 8B/10B encoder and the MSB corresponds to the MSByte of the input data sent to the 8B/10B encoder.

**Related Links**

Refer to *Specifications & Additional Information* for more information about 8B/10B encoder codes.

**5.3.1.4.2 8B/10B Encoder Reset Condition**

The `tx_digitalreset` signal resets the 8B/10B encoder. During the reset condition, the 8B/10B encoder outputs K28.5 continuously until `tx_digitalreset` goes low.

**5.3.1.4.3 8B/10B Encoder Idle Character Replacement Feature**

The idle character replacement feature is used in protocols such as Gigabit Ethernet, which requires the running disparity to be maintained during Idle sequences. During these Idle sequences, the running disparity has to be maintained such that the first byte of the next packet always starts when the running disparity of the current packet is negative.


When an Ordered Set, which consists of two code-groups, is received by the 8B/10B encoder, the second code group will be converted into /I1/ or /I2 so that the final running disparity of the data code-group is negative. The first code group is /K28.5/ and the second code group is a data code-group other than /D21.5/ or /D2.2/. The ordered set /I1/ (/K28.5/D5.6/) is used to flip the running disparity and /I2/ (/K28.5/D16.2/) is used to preserve the running disparity.

**5.3.1.4.4 8B/10B Encoder Current Running Disparity Control Feature**

The 8B/10B encoder performs a running disparity check on the 10-bit output data. The running disparity can also be controlled using `tx_forcedisp` and `tx_dispval`. When the PCS-PMA interface width is 10 bits, `tx_forcedisp` and `tx_dispval` are one bit each. When the PCS-PMA interface width is 20 bits, `tx_forcedisp` and `tx_dispval` are two bits each. The LSB of `tx_forcedisp` and `tx_dispval` corresponds to the LSB of the input data and the MSB corresponds to the MSB of the input data.

**5.3.1.4.5 8B/10B Encoder Bit Reversal Feature**

**Figure 206. 8B/10B Encoder Bit Reversal Feature**




The bit reversal feature reverses the order of the bits of the input data. Bit reversal is performed at the output of the 8B/10B Encoder and is available even when the 8B/10B Encoder is disabled. For example, if the input data is 20-bits wide, bit reversal switches bit [0] with bit [19], bit [1] with bit [18] and so on.



### 5.3.1.4.6 8B/10B Encoder Byte Reversal Feature

Figure 207. 8B/10B Encoder Byte Reversal Feature



The byte reversal feature is available only when the PCS-PMA interface width is 16 bits or 20 bits. Byte reversal is performed at the output of the 8B/10B Encoder and is available even when the 8B/10B Encoder is disabled. This feature swaps the LSByte with the MSByte. For example, when the PCS-PMA interface width is 16-bits, [7:0] bits (LSByte) gets swapped with [15:8] bits (MSByte).

### 5.3.1.5 Polarity Inversion Feature

The polarity inversion feature is used in situations where the positive and the negative signals of a serial differential link are erroneously swapped during board layout. You can control this feature through `tx_polinv` port, by enabling both the **Enable tx\_polinv port** and **Enable TX Polarity Inversion** options under the **Standard PCS** tab of the Native PHY IP Core. The polarity inversion feature inverts the value of each bit of the input data. For example, if the input data is 00101001, then the data gets changed to 11010110 after polarity inversion.

### 5.3.1.6 PRBS Generator

Refer to the *PRBS Generator* section.

### 5.3.1.7 TX Bit Slip

The TX bit slip allows the word boundary to be controlled by `tx_std_bitslipboundarysel`. The TX bit slip feature is used in applications, such as CPRI, which has a data rate greater than 6 Gbps. The maximum number of the supported bit slips is PCS data width-1 and the slip direction is from MSB to LSB and from current to previous word.

## 5.3.2 Receiver Datapath


### 5.3.2.1 Word Aligner

The word aligner receives the serial data from the PMA and realigns the serial data to have the correct word boundary according to the word alignment pattern configured. This word alignment pattern can be 7, 8, 10, 16, 20, 32, or 40 bits in length.

Depending on your PCS-PMA interface width, the word aligner can be configured in one of the following modes:

- Bit slip
- Manual alignment
- Synchronous state machine
- Deterministic latency

**Figure 208. Word Aligner Conditions and Modes**



### 5.3.2.1.1 Word Aligner Bit Slip Mode

In bit slip mode, the word aligner operation is controlled by `rx_bitslip`, which has to be held for two parallel clock cycles. At every rising edge of `rx_bitslip`, the bit slip circuitry slips one bit into the received data stream, effectively shifting the word boundary by one bit. Pattern detection is not used in bit slipping mode; therefore, `rx_syncstatus` is not valid in this mode.

### 5.3.2.1.2 Word Aligner Manual Mode

In manual alignment mode, the word aligner operation is controlled by `rx_std_wa_patternalign`. The word aligner operation is edge-sensitive or level-sensitive to `rx_std_wa_patternalign`, depending upon the PCS-PMA interface width selected.

**Table 137. Word Aligner `rx_std_wa_patternalign` Behavior**

PCS-PMA Interface Width	<code>rx_std_wa_patternalign</code> Behavior
8	Rising edge sensitive
10	Level sensitive
16	Rising edge sensitive
20	Rising edge sensitive

If `rx_std_wa_patternalign` is asserted, the word aligner looks for the programmed word alignment pattern in the received data stream. It updates the word boundary if it finds the word alignment pattern in a new word boundary. If `rx_std_wa_patternalign` is deasserted, the word aligner maintains the current word boundary even when it sees the word alignment pattern in a new word boundary.

The `rx_syncstatus` and `rx_patterndetect` signals, with the same latency as the datapath, are forwarded to the FPGA fabric to indicate the word aligner status.



After receiving the first word alignment pattern after `rx_std_wa_patternalign` is asserted, both `rx_syncstatus` and `rx_patterndetect` are driven high for one parallel clock cycle. Any word alignment pattern received thereafter in the same word boundary causes only `rx_patterndetect` to go high for one clock cycle. Any word alignment pattern received thereafter in a different word boundary causes the word aligner to re-align to the new word boundary only if `rx_std_wa_patternalign` is asserted. The word aligner asserts `rx_syncstatus` for one parallel clock cycle whenever it re-aligns to the new word boundary.

### 5.3.2.1.3 Word Aligner Synchronous State Machine Mode

In synchronous state machine mode, when the programmed number of valid synchronization code groups or ordered sets is received, `rx_syncstatus` is driven high to indicate that synchronization is acquired. The `rx_syncstatus` signal is constantly driven high until the programmed number of erroneous code groups is received without receiving intermediate good groups, after which `rx_syncstatus` is driven low.

The word aligner indicates loss of synchronization (`rx_syncstatus` remains low) until the programmed number of valid synchronization code groups are received again.

### 5.3.2.1.4 Word Aligner Deterministic Latency Mode

In deterministic latency mode, the state machine removes the bit level latency uncertainty. The deserializer of the PMA creates the bit level latency uncertainty as it comes out of reset.

The PCS performs pattern detection on the incoming data from the PMA. The PCS aligns the data, after it indicates to the PMA the number of serial bits to clock slip the boundary.

If the incoming data has to be realigned, `rx_std_wa_patternalign` must be reasserted to initiate another pattern alignment. Asserting `rx_std_wa_patternalign` can cause the word align to lose synchronization if already achieved. This may cause `rx_syncstatus` to go low.

**Table 138. PCS-PMA Interface Widths and Protocol Implementations**

PCS-PMA Interface Width	Protocol Implementations
8	Basic
10	<ul style="list-style-type: none"> <li>• Basic</li> <li>• Basic rate match</li> <li>• CPRI</li> <li>• PCIe Gen1 and Gen2</li> <li>• GigE</li> </ul>
16	Basic
20	<ul style="list-style-type: none"> <li>• CPRI</li> <li>• Basic</li> <li>• Basic rate match</li> </ul>



5.3.2.1.5 Word Aligner Pattern Length for Various Word Aligner Modes

Table 139. Word Aligner Pattern Length for Various Word Aligner Modes

PCS-PMA Interface Width	Supported Word Aligner Modes	Supported Word Aligner Pattern Lengths	rx_std_wa_pattern_align behavior	rx_syncstatus behavior	rx_pattern_detected behavior
8	Bit slip	8	rx_std_wa_pattern_align has no effect on word alignment. The single width word aligner updates the word boundary, only when you assert rx_bit_slip signal toggles.	N/A	N/A
	Manual	8, 16	Word alignment is controlled by rx_std_wa_pattern_align and is edge-sensitive to this signal.	Asserted high for one parallel clock cycle when the word aligner aligns to a new boundary.	Asserted high for one parallel clock cycle when the word alignment pattern appears in the current word boundary.
10	Bit slip	7	rx_std_wa_pattern_align has no effect on word alignment. The single width word aligner updates the word boundary, only when you assert rx_bit_slip signal toggles.	N/A	N/A
	Manual	7, 10	Word alignment is controlled by rx_std_wa_pattern_align and is level-sensitive to this signal.	Asserted high for one parallel clock cycle when the word aligner aligns to a new boundary.	Asserted high for one parallel clock cycle when the word alignment pattern appears in the current word boundary.
	Deterministic latency (CPRI mode only)	10	Word alignment is controlled by rx_std_wa_pattern_align (edge-sensitive to this signal) and the state machine works in conjunction with PMA to achieve deterministic latency on the RX path for CPRI and OBSAI applications.	—	—
	Synchronous State Machine	7, 10	rx_std_wa_pattern_align has no effect on word alignment.	Stays high as long as the synchronization conditions are satisfied.	Asserted high for one parallel clock cycle when the word alignment pattern

*continued...*





PCS-PMA Interface Width	Supported Word Aligner Modes	Supported Word Aligner Pattern Lengths	rx_std_wa_pattern_align behavior	rx_syncstatus behavior	rx_pattern_detected behavior
					appears in the current word boundary.
16	Bit slip	16	rx_std_wa_pattern_align has no effect on word alignment. The double width word aligner updates the word boundary, only when you assert rx_bitslip signal toggles.	N/A	N/A
	Manual	8, 16, 32	Word alignment is controlled by rising-edge of rx_std_wa_pattern_align.	Stays high after the word aligner aligns to the word alignment pattern. Goes low on receiving a rising edge on rx_std_wa_pattern_align until a new word alignment pattern is received.	Asserted high for one parallel clock cycle when the word alignment pattern appears in the current word boundary.
20	Bit slip	7	rx_std_wa_pattern_align has no effect on word alignment. The double width word aligner updates the word boundary, only when you assert rx_bitslip signal toggles.	N/A	N/A
	Manual	7, 10, 20, 40	Word alignment is controlled by rising edge of rx_std_wa_pattern_align.	Stays high after the word aligner aligns to the word alignment pattern. Goes low on receiving a rising edge on rx_std_wa_pattern_align until a new word alignment pattern is received.	Asserted high for one parallel clock cycle when the word alignment pattern appears in the current word boundary.
	Deterministic latency (CPRI mode only)	10	Word alignment is controlled by rx_std_wa_pattern_align (edge-sensitive to this signal) and the deterministic latency state machine which controls the PMA to	—	—

continued...



PCS-PMA Interface Width	Supported Word Aligner Modes	Supported Word Aligner Pattern Lengths	rx_std_wa_patt_ernalign behavior	rx_syncstatus behavior	rx_patterndetect behavior
			achieve deterministic latency on the RX path for CPRI and OBSAI applications.		
	Synchronous State Machine	7, 10, 20	FPGA fabric-driven rx_std_wa_patt_ernalign signal has no effect on word alignment.	Stays high as long as the synchronization conditions are satisfied.	Asserted high for one parallel clock cycle when the word alignment pattern appears in the current word boundary.

### 5.3.2.1.6 Word Aligner RX Bit Reversal Feature

The RX bit reversal feature reverses the order of the data received from the PMA. It is performed at the output of the word aligner and is available even when the word aligner is disabled. If the data received from the PMA is a 10-bit data width, the bit reversal feature switches bit [0] with bit [9], bit [1] with bit [8], and so on. For example, if the 10-bit data is 1000010011, the bit reversal feature, when enabled, changes the data to 1100100001.

### 5.3.2.1.7 Word Aligner RX Byte Reversal Feature

The RX byte reversal feature is available only when the PCS-PMA interface width is 16 bits or 20 bits. This feature reverses the order of the data received from the PMA. RX byte reversal reverses the LSB byte of the received data with its MSByte and vice versa. If the data received is 20-bits, bits[0..9] are swapped with bits[10..20] so that the resulting 20-bit data is [[10..20],[0..9]]. For example, if the 20-bit data is 11001100001000011111, the byte reversal feature changes the data to 10000111111100110000.

### 5.3.2.2 RX Polarity Inversion Feature

The RX polarity inversion feature inverts each bit of the data received from the PMA. If the data received is a 10-bit data. Bit[0] content is inverted to its complement, ~bit[0], bit[1] is inverted to its complement, ~bit[1], bit[2] is inverted to its complement, ~bit[2], and so on. For example, if the 10-bit data is 1111100000, the polarity inversion feature inverts it to 0000011111.

### 5.3.2.3 Rate Match FIFO

The rate match FIFO compensates for the frequency differences between the local clock and the recovered clock up to ± 300 ppm by inserting and deleting skip/idle characters in the data stream. The rate match FIFO has several different protocol specific modes of operation. All of the protocol specific modes depend upon the following parameters:



- Rate match deletion—occurs when the distance between the write and read pointers exceeds a certain value due to write clock having a higher frequency than the read clock.
- Rate match insertion—occurs when the distance between the write and the read pointers becomes less than a certain value due to the read clock having a higher frequency than the write clock.
- Rate match full—occurs when the write pointer wraps around and catches up to the slower-advancing read pointer.
- Rate match empty—occurs when the read pointer catches up to the slower-advancing write pointer.

Rate match FIFO operates in six modes:

- Basic single width
- Basic double width
- GigE
- PIPE
- PIPE 0 ppm
- PCIe

#### Related Links


- [Rate Match FIFO in Basic \(Single Width\) Mode](#) on page 117
- [Rate Match FIFO Basic \(Double Width\) Mode](#) on page 119
- [How to Implement PCI Express \(PIPE\) in Stratix 10 Transceivers](#) on page 168
- [PCI Express \(PIPE\)](#) on page 145

#### 5.3.2.4 8B/10B Decoder

The general functionality for the 8B/10B decoder is to take a 10-bit encoded value as input and produce an 8-bit data value and a 1-bit control value as output. In configurations with the rate match FIFO enabled, the 8B/10B decoder receives data from the rate match FIFO. In configurations with the rate match FIFO disabled, the 8B/10B decoder receives data from the word aligner. The 8B/10B decoder operates in two conditions:

- When the PCS-PMA interface width is 10 bits and PCS-Core interface to FPGA fabric width is 8 bits
- When the PCS-PMA interface width is 20 bits and PCS-Core interface to FPGA fabric width is 16 bits


Figure 209. 8B/10B Decoder in Single-Width and Double-Width Mode



When the PCS-PMA interface width is 10 bits, only one 8B/10B decoder is used to perform the conversion. When the PCS-PMA interface width is 20 bits, two cascaded 8B/10B decoders are used. The 10-bit LSByte of the received 20-bit encoded data is decoded first and the ending running disparity is forwarded to the 8B/10B decoder responsible for decoding the 10-bit MSByte. The cascaded 8B/10B decoder decodes the 20-bit encoded data into 16-bit data + 2-bit control identifier. The MSB and LSB of the 2-bit control identifier correspond to the MSByte and LSByte of the 16-bit decoded data code group. The decoded data is fed to the byte deserializer or the RX PCS FIFO.

### 5.3.2.4.1 8B/10B Decoder Control Code Encoding

Figure 210. 8B/10B Decoder in Control Code Group Detection





The 8B/10B decoder indicates whether the decoded 8-bit code group is a data or control code group on `rx_dataak`. If the received 10-bit code group is one of the 12 control code groups (`/Kx.y/`) specified in the IEEE 802.3 specification, `rx_dataak` is driven high. If the received 10-bit code group is a data code group (`/Dx.y/`), `rx_dataak` is driven low.

#### 5.3.2.4.2 8B/10B Decoder Running Disparity Checker Feature

Running disparity checker resides in 8B/10B decoder module. This checker checks the current running disparity value and error based on the rate match output. `rx_runningdisp` and `rx_disperserr` indicate positive or negative disparity and disparity errors, respectively.

#### 5.3.2.5 PRBS Verifier

Refer to the *PRBS Verifier* section.


##### Related Links

[PRBS Verifier](#) on page 314

#### 5.3.2.6 Byte Deserializer

The byte deserializer allows the transceiver to operate at data rates higher than those supported by the FPGA fabric. It deserializes the recovered data by multiplying the data width two or four times, depending upon the deserialization mode selected. The byte deserializer is optional in designs that do not exceed the FPGA fabric interface frequency upper limit. You can bypass the byte deserializer by disabling it in the Native PHY IP Core. The byte deserializer operates in disabled, deserialize x2, or deserialize x4 modes.

**Figure 211. Byte Deserializer Block Diagram**



##### 5.3.2.6.1 Byte Deserializer Disabled Mode

In disabled mode, the byte deserializer is bypassed. The data from the 8B/10B decoder, rate match FIFO, or word aligner is directly transmitted to the RX PCS FIFO, depending on whether or not the 8B/10B decoder and rate match FIFO are enabled. Disabled mode is used in low-speed applications such as GigE, where the FPGA fabric and the PCS can operate at the same clock rate.



#### 5.3.2.6.2 Byte Deserializer Deserialize x2 Mode

The deserialize x2 mode is used in high-speed applications such as the PCIe Gen1 or Gen2 protocol implementation, where the FPGA fabric cannot operate as fast as the TX PCS.

In deserialize x2 mode, the byte deserializer deserializes 8-bit, 10-bit (when the 8B/10B encoder is not enabled), 16-bit, and 20-bit (when the 8B/10B encoder is not enabled) input data into 16-bit, 20-bit, 32-bit, and 40-bit data, respectively. As the parallel data width from the word aligner is doubled, the clock rate is halved.

#### 5.3.2.6.3 Byte Deserializer Deserialize x4 Mode

The deserialize x4 mode is used in high-speed applications where the FPGA fabric cannot operate as fast as the TX PCS.

In deserialize x4 mode, the byte deserializer deserializes 8-bit data into 32-bit data. As the parallel data width from the word aligner is quadrupled, the clock rate is divided four times.

#### 5.3.2.6.4 Bonded Byte Deserializer

The bonded byte deserializer is also available for channel-bundled applications such as PIPE. In this configuration, the control signals of the byte deserializers of all the channels are bonded together. A master channel controls all the other channels to prevent skew between the channels.

#### 5.3.2.7 RX PCS FIFO

The RX PCS FIFO operates in the following modes:

- Phase Compensation Mode
- Register Mode

##### Related Links

[RX PCS FIFO](#) on page 316

#### 5.3.2.8 RX Core FIFO

The RX Core FIFO operates in the following modes:

- Phase Compensation Mode
- Register Mode
- Basic Mode

##### Related Links

[RX Core FIFO](#) on page 316

The RX Core FIFO provides an interface between the FPGA Fabric and across EMIB to RX PCS FIFO. It ensures reliable transfer of data and status signals.

### 5.4 PCI Express Gen3 PCS Architecture

Stratix 10 architecture supports the PCIe Gen3 specification. Intel provides two options to implement the PCI Express solution:




- You can use the Intel Hard IP solution. This complete package provides both the MAC layer and the physical (PHY) layer functionality.
- You can implement the MAC in the FPGA core and connect this MAC to the transceiver PHY through the PIPE interface.

This section will focus on the basic blocks of PIPE 3.0-based Gen3 PCS architecture. The PIPE 3.0-based Gen3 PCS uses a 128b/130b block encoding/decoding scheme, which is different from the 8B/10B scheme used in Gen1 and Gen2 present in the Standard PCS. The 130-bit block contains a 2-bit sync header and a 128-bit data payload. For this reason, Stratix 10 devices include a separate Gen3 PCS that supports functionality at Gen3 speeds. This PIPE interface supports the seamless switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates, and provides support for PIPE 3.0 features. The PCIe Gen3 PCS will support the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed.

For more information about the blocks used for Gen1 and Gen2 data rates, see the Transmitter Datapath and Receiver Datapath sections of the *Standard PCS Architecture* chapter.

**Figure 212. Gen3 PCS Block Diagram**



Note:  
 1. Auto-speed negotiation for Gen3 x1, x2, x4, x8, and x16.  
 2. hclk for auto-speed negotiation block.

**Related Links**

- [PCI Express \(PIPE\)](#) on page 145
- [Standard PCS Architecture](#) on page 320
- [Transmitter Datapath](#) on page 320
- [Receiver Datapath](#) on page 325



## 5.4.1 Transmitter Datapath

This section describes the TX FIFO and the gearbox of the Gen3 PCS transmitter.

### 5.4.1.1 TX Core FIFO

The TX Core FIFO operates in the following modes:

- Phase Compensation Mode
- Register Mode
- Basic Mode

For more information, refer to the *TX Core FIFO* section.

#### Related Links

[TX Core FIFO](#) on page 304

### 5.4.1.2 TX PCS FIFO

The TX PCS FIFO operates in Phase Compensation Mode.

The TX PCS FIFO interfaces between the transmitter PCS and across EMIB to the TX Core FIFO, and ensures reliable transfer of data and status signals. It compensates for the phase difference between the `PCS_clkout_2x(tx)` and `PCS_clkout(tx)`.

#### Related Links

[TX PCS FIFO](#) on page 305

### 5.4.1.3 Gearbox

The PCIe 3.0 base specification specifies a block size of 130 bits, with the exception of the SKP Ordered Sets, which can be of variable length. An implementation of a 130-bit data path takes significant resources, so the PCIe Gen3 PCS data path is implemented as 32-bits wide. Because the TX PMA data width is fixed to 32 bits, and the block size is 130 bits with variations, a gearbox is needed to convert 130 bits to 32 bits.

The gearbox block in the TX PCS converts the 130-bit data (`tx_parallel_data[127:0] + pipe_tx_sync_hdr[1:0]`) to 32-bit data required by the TX PMA as the datapath implementation is 32 bits to reduce usage of resources. The 130-bit data is received as follows in the 32-bit datapath: 34 (32 + 2-bit sync header), 32, 32, 32. During the first cycle the gearbox converts the 34-bit input data to 32-bit data. During the next 3 clock cycles the gearbox will merge bits from adjacent cycles to form the 32-bit data. In order for the gearbox to work correctly, a gap must be provided in the data for every 16 shifts as each shift is 2 bits for converting the initial 34-bit to 32-bit in the gearbox. After 16 shifts the gearbox will have an extra 32-bit data that was transmitted out, and thus a gap is required in the input data stream. This gap is achieved by driving `pipe_tx_data_valid` low for one cycle after every 16 blocks of input data (`tx_parallel_data`).

## 5.4.2 Receiver Datapath

This section describes the blocks used in the receiver datapath for the Gen3 data rate from the Gen3 PCS through the PCS-Core Interface.





### 5.4.2.1 Block Synchronizer

PMA parallelization occurs at arbitrary word boundaries. Consequently, the parallel data from the RX PMA CDR must be realigned to meaningful character boundaries. The PCI-Express 3.0 base specification outlines that the data is formed using 130-bit blocks, with the exception of SKP blocks.


The SKP Ordered Set can be 66, 98, 130, 162, or 194 bits long. The block synchronizer searches for the Electrical Idle Exit Sequence Ordered Set (or the last number of fast training sequences (NFTS) Ordered Set) or skip (SKP) Ordered Set to identify the correct boundary for the incoming stream and to achieve the block alignment. The block is realigned to the new block boundary following the receipt of a SKP Ordered Set, as it can be of variable length.

### 5.4.2.2 Rate Match FIFO

In asynchronous systems, the upstream transmitter and local receiver can be clocked with independent reference clocks. Frequency differences in the order of a few hundred PPM can corrupt the data when latching from the recovered clock domain to the local receiver reference clock domain. The rate match FIFO compensates for small clock frequency differences between these two clock domains by inserting or removing SKP symbols in the data stream to keep the FIFO from going empty or full respectively.

The PCI-Express 3.0 base specification defines that the SKP Ordered Set (OS) can be 66, 98, 130, 162, or 194 bits long. The SKP OS has the following fixed bits: 2-bit Sync, 8-bit SKP END, and a 24-bit LFSR = 34 Bits. The Rate Match/Clock compensation block adds or deletes the 4 SKP characters (32-bit) to keep the FIFO from going empty or full, respectively. If the FIFO is nearly full, it deletes the 4 SKP characters (32-bit) by disabling write whenever a SKP is found. If the FIFO is nearly empty, the design waits for a SKP Ordered Set to start and then stops reading the data from the FIFO, and inserts a SKP in the outgoing data. The actual FIFO core (memory element) is in the Shared Memory block in the PCS channel.

**Figure 213. Rate Match FIFO**



### 5.4.2.3 RX PCS FIFO

The RX PCS FIFO operates in Phase Compensation Mode.

For more information, refer to the RX PCS FIFO section.

#### Related Links

[RX PCS FIFO](#) on page 316



#### 5.4.2.4 RX Core FIFO

The RX Core FIFO operates in Phase Compensation Mode.

For more information, refer to the RX Core FIFO section.

##### Related Links

[RX Core FIFO](#) on page 316

The RX Core FIFO provides an interface between the FPGA Fabric and across EMIB to RX PCS FIFO. It ensures reliable transfer of data and status signals.

#### 5.4.3 PIPE Interface

This section describes the Auto-Speed Negotiation and the Clock Data Recovery Control of the PIPE interface.

##### 5.4.3.1 Auto-Speed Negotiation

Auto-speed negotiation controls the operating speed of the transceiver when operating under PIPE 3.0 modes. By monitoring the `pipe_rate` signal from the PHY-MAC, this feature changes the transceiver operation modes to PIPE Gen1, PIPE Gen2, or PIPE Gen3.

##### Related Links

[Rate Switch](#) on page 154

This section provides an overview of auto rate change between PIPE Gen1 (2.5 Gbps), Gen2 (5.0 Gbps), and Gen3 (8.0 Gbps) modes.

##### 5.4.3.2 Clock Data Recovery Control

The CDR control feature is used for the L0s fast exit when operating in PIPE Gen3 mode. Upon detecting an Electrical Idle Ordered Set (EIOS), this feature takes manual control of the CDR by forcing it into a lock-to-reference mode. When an exit from electrical idle is detected, this feature moves the CDR into lock-to-data mode to achieve fast data lock.

#### 5.5 PCS Support for GXT Channels

GXT channels can use the enhanced PCS TX/RX gearbox and FIFOs. Further details will be added in future H-Tile User Guide update.

#### 5.6 Loopback Modes


The PMA supports three serial loopback modes:

- Serial loopback
- Pre-CDR reverse serial loopback
- Post-CDR reverse serial loopback




**Figure 214. Serial Loopback Mode**

The serial loopback path sets the CDR to recover data from the serializer instead of the receiver serial input pin. The transmitter buffer sends data normally, but serial loopback takes the data before the buffer. Note that this also skips the receiver CTLE, but passes through the VGA before going into the CDR. The VGA can be adjusted accordingly.




**Figure 215. Pre-CDR Reverse Serial Loopback Mode**

*Note:* TX pre-emphasis is not supported in pre-CDR loopback. Intel recommends setting TX pre-emphasis to 0 for all taps.



**Figure 216. Post-CDR Reverse Serial Loopback Mode**

The reverse loopback path sets the transmitter buffer to transmit data fed directly from the CDR recovered data. Data from the serializer is ignored by the transmitter buffer.





## 6 Reconfiguration Interface and Dynamic Reconfiguration

This chapter explains the purpose and the use of the Stratix 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.

Dynamic reconfiguration is the process of dynamically modifying transceiver channels and PLLs to meet changing requirements during device operation. Stratix 10 transceiver channels and PLLs are fully customizable, allowing a system to adapt to its operating environment. You can customize channels and PLLs by dynamically triggering reconfiguration during device operation or following power-up. Dynamic reconfiguration is available for Stratix 10 H-Tile Transceiver Native PHY, fPLL, ATX PLL, and CMU PLL IP cores.

*Note:*

In Stratix 10, the Embedded Multi-die Interconnect Bridge (EMIB) must also be reconfigured in addition to channels and PLLs using the reconfiguration interface.

Use the reconfiguration interface to dynamically change the transceiver channel or PLL settings, EMIB settings for the following applications:

- Fine tuning signal integrity by adjusting TX and RX analog settings
- Enabling or disabling transceiver channel blocks, such as the PRBS generator and the checker
- Changing data rates to perform auto negotiation in CPRI, SATA, or SAS applications
- Changing data rates in Ethernet (1G/10G) applications by switching between standard and enhanced PCS datapaths
- Changing TX PLL settings for multi-data rate support protocols such as CPRI
- Changing RX CDR settings from one data rate to another
- Switching between multiple TX PLLs for multi-data rate support

The Native PHY and Transmit PLL IP cores provide the following features that allow dynamic reconfiguration:

- Reconfiguration interface
- Configuration files
- Multiple reconfiguration profiles
- Embedded reconfiguration streamer
- Altera Debug Master Endpoint (ADME)
- Optional reconfiguration logic



## 6.1 Reconfiguring Channel and PLL Blocks

The following table lists some of the available dynamic reconfiguration features in Stratix 10 devices.

**Table 140. Stratix 10 Dynamic Reconfiguration Feature Support**


Reconfiguration	Features
Channel Reconfiguration	PMA analog features <ul style="list-style-type: none"><li>• V<sub>OD</sub></li><li>• Pre-emphasis</li><li>• Continuous Time Linear Equalizer (CTLE)</li><li>• Decision Feedback Equalization (DFE)</li></ul>
	TX PLL <ul style="list-style-type: none"><li>• TX local clock dividers</li><li>• TX PLL switching</li></ul>
	RX CDR <ul style="list-style-type: none"><li>• RX CDR settings</li><li>• RX CDR reference clock switching</li></ul>
	Reconfiguration of PCS blocks within the datapath
	Datapath switching <ul style="list-style-type: none"><li>• Standard, Enhanced, PCS Direct</li></ul>
PLL Reconfiguration	PLL settings <ul style="list-style-type: none"><li>• Counters</li></ul>
	PLL reference clock switching

## 6.2 Interacting with the Reconfiguration Interface

Each transceiver channel and PLL contains an Avalon Memory-Mapped (Avalon-MM) reconfiguration interface. The reconfiguration interface on the channel is shared between the channel's PCS, PMA and Embedded Multi-die Interconnect Bridge (EMIB). The reconfiguration interface provides direct access to the programmable space of each channel and PLL. Communication with the channel and PLL reconfiguration interface requires an Avalon-MM master. Because each channel and PLL has its own dedicated Avalon-MM interface, you can dynamically reconfigure channels either concurrently or sequentially, depending on how the Avalon-MM master is connected to the Avalon-MM reconfiguration interface.



**Figure 217. Reconfiguration Interface in Stratix 10 Transceiver IP Cores**




Note:

1. The Native PHY IP and Transceiver PLL IP cores, user reconfiguration logic (Avalon-MM master) interface with the hard registers and EMIB using the Avalon reconfiguration interface.

A transmit PLL instance has a maximum of one reconfiguration interface. Unlike PLL instances, a Native PHY IP core instance can specify multiple channels. You can use a dedicated reconfiguration interface for each channel or share a single reconfiguration interface across multiple channels to perform dynamic reconfiguration.

Avalon-MM masters interact with the reconfiguration interface by performing Avalon read and write operations to initiate dynamic reconfiguration of specific transceiver parameters. All read and write operations must comply with Avalon-MM specifications.

**Figure 218. Top-Level Signals of the Reconfiguration Interface**



The user-accessible Avalon-MM reconfiguration interface and PreSICE Avalon-MM interface share a single internal configuration bus. This bus is arbitrated to get access to the Avalon-MM interface of the channel or PLL. Refer to the "Arbitration" section for more details about requesting access to and returning control of the internal configuration bus from PreSICE.


**Related Links**

- [Arbitration](#) on page 349
- [Avalon Interface Specifications](#)

**6.2.1 Reading from the Reconfiguration Interface**

Reading from the reconfiguration interface of the Transceiver Native PHY IP core or Transceiver PLL IP core retrieves the current value at a specific address.

**Figure 219. Reading from the Reconfiguration Interface**



1. The master asserts reconfig\_address and reconfig\_read after the rising edge of reconfig\_clk.
2. The slave asserts reconfig\_waitrequest, stalling the transfer.
3. The master samples reconfig\_waitrequest. Because reconfig\_waitrequest is asserted, the cycle becomes a wait state and reconfig\_address, reconfig\_read, and reconfig\_write remain constant.
4. The slave presents valid reconfig\_readdata and deasserts reconfig\_waitrequest.
5. The master samples reconfig\_waitrequest and reconfig\_readdata, completing the transfer.

After the reconfig\_read signal is asserted, the reconfig\_waitrequest signal asserts for a few reconfig\_clock cycles, then deasserts. This deassertion indicates the reconfig\_readdata bus contains valid data.

*Note:* You must check for the internal configuration bus arbitration before performing reconfiguration. Refer to the "Arbitration" section for more details about requesting access to and returning control of the internal configuration bus from PreSICE.

**Related Links**

[Arbitration](#) on page 349


**6.2.2 Writing to the Reconfiguration Interface**

Writing to the reconfiguration interface of the Transceiver Native PHY IP core or TX PLL IP core changes the data value at a specific address. All writes to the reconfiguration interface must be read-modify-writes, because two or more features may share the same reconfiguration address.





Figure 220. Writing to the Reconfiguration Interface



1. The master asserts the reconfig\_address, reconfig\_write, and reconfig\_writedata signals.
2. The slave (channel or PLL) captures reconfig\_writedata, ending the transfer.

**Note:** You must check for the internal configuration bus arbitration before performing reconfiguration. Refer to the "Arbitration" section for more details about requesting access to and returning control of the internal configuration bus from PreSICE.

### Related Links

[Arbitration](#) on page 349

## 6.3 Configuration Files

The Stratix 10 H-Tile Transceiver Native PHY and Transmit PLL IP cores optionally allow you to save the parameters you specify for the IP instances as configuration files. The configuration file stores addresses and data values for that specific IP instance.

The configuration files are generated during IP generation. They are located in the <IP instance name>/reconfig/ subfolder of the IP instance. The configuration data is available in the following formats:

- **SystemVerilog packages:** <name>.sv
- **C Header files:** <name>.h
- **Memory Initialization File (MIF):** <name>.mif

Select one or more of the configuration file formats on the **Dynamic Reconfiguration** tab of the Transceiver Native PHY or Transmit PLL parameter editor to store the configuration data. All configuration file formats generated for a particular IP instance contain the same address and data values. The contents of the configuration files can be used to reconfigure from one transceiver /PLL configuration to another.

**Note:** The addresses and bit settings of EMIB for a chosen configuration are available in the configuration files generated by the Native PHY IP.



The configuration files generated by Native PHY IP will also include the PMA analog settings specified in the **Analog PMA settings** tab of the Native PHY IP Parameter Editor. The analog settings selected in the Native PHY IP Parameter Editor are used to include these settings and their dependent settings in the selected configuration files.

**Example 1. SystemVerilog Configuration File**

```

    27'h008FF04,
    // [26:16]-DPRIO address=0x008;
    // [15:8]-bit mask=0xFF;
    // [7:7]- hssi_tx_pcs_pma_interface_pldif_datawidth_mode=pldif_data_10bit(1'h0);
    // [6:5]-hssi_tx_pcs_pma_interface_tx_pma_data_sel=ten_g_pcs(2'h0);
    // [4:4]-hssi_tx_pcs_pma_interface_prbs_gen_pat=prbs_gen_dis(1'h0);
    // [3:0]-hssi_tx_pcs_pma_interface_sq_wave_num=sq_wave_default(4'h4);
    ...

    localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_VALUE = "pldif_data_10bit";
    localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_OFST = 8;
    localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_OFST = 7;
    localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_HIGH = 7;
    localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_SIZE = 1;
    localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_BITMASK =
        32'h00000080;
    localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_VALMASK =
        32'h00000000;
    localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_VALUE = 1'h0;

```

The SystemVerilog configuration files contain two parts. The first part consists of a data array of 27-bit hexadecimal values. The second part consists of parameter values. For the data array, each 27-bit hexadecimal value is associated with a comment that describes the various bit positions.

**Table 141. Mapping of SystemVerilog Configuration File Line**

Bit Position	Description
[26:16]	The channel or PLL address.
[15:8]	The channel or PLL bit mask. The bit mask exposes the bits that are configured in either the Transceiver Native PHY or the transmit PLL IP cores.
[7:0]	Feature bit values.

For example, a value of 27'h008FF04 represents an address of 0x008 and a bit mask of 0xFF. The four features that reside at address 0x008 are:

- hssi\_tx\_pcs\_pma\_interface\_pldif\_datawidth\_mode with a value of 1'h0
- hssi\_tx\_pcs\_pma\_interface\_tx\_pma\_data\_sel with a value of 2'h0
- hssi\_tx\_pcs\_pma\_interface\_prbs\_gen\_pat with a value of 1'h0
- hssi\_tx\_pcs\_pma\_interface\_sq\_wave\_num with a value of 4'h4

Writing to bit 7 of address 0x008 changes the hssi\_tx\_pcs\_pma\_interface\_pldif\_datawidth\_mode feature.

The MIF file and C header file are set up similarly to the SystemVerilog package file. Multiple transceiver features may reside at the same address. Also, a single transceiver feature may span across multiple addresses.

Dynamic reconfiguration requires at least two configurations of the Transceiver Native PHY IP core or PLL IP core. One configuration defines the base transceiver or PLL configuration and the other configurations define the modified or target configurations. Use the IP Parameter Editor to create base and modified configurations of the Transceiver Native PHY or PLL IP core, according to the following table.


**Table 142. Transceiver Native PHY or PLL IP Parameters (Base and Modified Configurations)**

Native PHY or PLL Instance	Required Parameter Settings	Saved In
Base Configuration	<ul style="list-style-type: none"> <li>Click <b>Interface Protocols &gt; Transceiver PHY &gt; Stratix 10 H-Tile Transceiver Native PHY</b> for the Native PHY IP core. Or, select one of the supported transmit PLL IP cores under <b>PLL</b>. Enable all options required for the base configuration, such as data rate, PCS options, and PMA options.</li> <li>Enable all ports to be used by the modified configuration. For example, if the bitslip feature is not required in the base configuration, but required in modified configuration, then you must enable the <code>tx_std_bitslipboundarysel</code> port. Reconfiguring between Standard PCS, Enhanced PCS, and PCS Direct requires that you turn on <b>Enable datapath and interface reconfiguration</b>. The <b>Transceiver configuration rules</b> define the initial mode of the PHY instance.</li> <li>On the <b>Dynamic Reconfiguration</b> tab, turn on <b>Enable dynamic reconfiguration</b> and specify the <b>Configuration Options</b>.</li> </ul> <p>This flow requires that you turn on <b>Configuration file</b> option.</p>	<ul style="list-style-type: none"> <li><code>&lt;Native PHY Base Instance Name&gt;/reconfig/altera_xcvr_native_s10_reconfig_parameters.sv</code> contains all transceiver register addresses and their bit value for that transceiver configuration.</li> </ul> <p>Or</p> <ul style="list-style-type: none"> <li><code>&lt;PLL Base Instance Name&gt;/reconfig/altera_xcvr_&lt;type&gt;_pll_s10_reconfig_parameters.sv</code> contains all PLL register addresses and their bit value for that PLL configuration.</li> </ul>
Modified Configuration	<ul style="list-style-type: none"> <li>Click <b>Interface Protocols &gt; Transceiver PHY &gt; Stratix 10 H-Tile Transceiver Native PHY</b>. Or, select one of the supported transmit PLL IP cores under <b>PLL</b>. Enable all options required for the modified configuration, such as data rate, PCS options, and PMA options.</li> <li>Enable all ports that are used by the modified configuration. Reconfiguring between Standard PCS, Enhanced PCS, and PCS Direct requires <b>Enable datapath and interface reconfiguration</b> be enabled. The <b>Transceiver configuration rules</b> define the mode of the PHY instance.</li> <li>On the <b>Dynamic Reconfiguration</b> tab, turn on <b>Enable dynamic reconfiguration</b> and specify the same <b>Configuration Options</b> as the base instance.</li> </ul>	<ul style="list-style-type: none"> <li><code>&lt;Native PHY Modified Instance Name&gt;/reconfig/altera_xcvr_native_s10_reconfig_parameters.sv</code> contains all transceiver register addresses and their bit value for that transceiver configuration.</li> </ul> <p>Or</p> <ul style="list-style-type: none"> <li><code>&lt;PLL Modified Instance Name&gt;/reconfig/altera_xcvr_&lt;type&gt;_pll_s10_reconfig_parameters.sv</code> contains all PLL register addresses and their bit value for that PLL configuration.</li> </ul>

**Note:** You can generate the base and modified configuration files in the same or different folders. If you use the same folder, each configuration name must be unique.

Intel recommends following the flow described in the "Steps to Perform Dynamic Reconfiguration" section when performing dynamic reconfiguration of either the Native PHY IP core or transmit PLL IP core.

## 6.4 Multiple Reconfiguration Profiles

You can optionally enable multiple configurations or profiles in the same Native PHY IP and/or Transmit PLL IP core Parameter Editors for performing dynamic reconfiguration. This allows the IP Parameter Editor to create, store, and analyze the parameter settings for multiple configurations or profiles.

When you enable multiple reconfiguration profiles feature, the Native PHY and/or Transmit PLL IP cores can generate configuration files for all the profiles in the format desired (SystemVerilog package, MIF, or C header file). The configuration files are located in the `<IP instance name>/reconfig/` subfolder of the IP instance with the configuration profile index added to the filename. For example, the configuration



file for Profile 0 is stored as <filename\_CFG0.sv>. The Quartus Prime TimeQuest Timing Analyzer includes the necessary timing paths for all the configurations based on initial and target profiles. You can also generate reduced configuration files that contain only the attributes that differ between the multiple configured profiles. You can create up to eight reconfiguration profiles (Profile 0 to Profile 7) at a time for each instance of the Native PHY/Transmit PLL IP core.

**Note:** The addresses and bit settings of EMIB for a chosen configuration are available in the configuration files generated by the Native PHY IP.

The configuration files generated by Native PHY IP will also include PMA analog settings specified in the **Analog PMA settings** tab of the Native PHY IP Parameter Editor. The analog settings selected in the Native PHY IP Parameter Editor are used to include these settings and their dependent settings in the selected configuration files.

Refer to "Steps to Perform Dynamic Reconfiguration" for a complete list of steps to perform dynamic reconfiguration using the IP guided reconfiguration flow with multiple reconfiguration profiles enabled.

To perform a PMA reconfiguration such as TX PLL switching, CGB divider switching, or reference clock switching, you must use the flow described in "Steps to Perform Dynamic Reconfiguration".

You can use the multiple reconfiguration profiles feature without using the embedded reconfiguration streamer feature. When using the multiple reconfiguration profiles feature by itself, you must write the user logic to reconfigure all the entries that are different between the profiles while moving from one profile to another.

**Note:** You must ensure that none of the profiles in the Native PHY IP and Transmit PLL IP Core Parameter Editor gives error messages, or the IP generation will fail. The Native PHY IP core and Transmit PLL IP core only validates the current active profile dynamically. For example, if you store a profile with error messages in the Native PHY IP or Transmit PLL IP Core Parameter Editor and load another profile without any error messages, the error messages will disappear in the IP. You will then be allowed to generate the IP, but the generation will fail.

### Related Links

- [Steps to Perform Dynamic Reconfiguration](#) on page 352  
You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.
- [Timing Closure Recommendations](#) on page 374  
Intel recommends that you enable the multiple reconfiguration profiles feature in the Native PHY IP core if any of the modified or target configurations involve changes to PCS settings.

## 6.5 Embedded Reconfiguration Streamer

You can optionally enable the embedded reconfiguration streamer in the Native PHY and/or Transmit PLL IP cores to automate the reconfiguration operation. The embedded reconfiguration streamer is a feature block that can perform Avalon-MM transactions to access channel/Transmit PLL configuration registers in the transceiver. When you enable the embedded streamer, the Native PHY/Transmit PLL IP cores will embed HDL code for reconfiguration profile storage and reconfiguration control logic in the IP files.



For the Transmit PLL IP, you can initiate the reconfiguration operation by writing to the control registers of the PLL using reconfiguration interface. Control and status signals of the streamer block are memory mapped in the PLL's soft control and status registers.

For the Native PHY IP, you can initiate the reconfiguration operation by writing to the control registers of the channel using reconfiguration interface. Control and status signals of the streamer block are memory mapped in the PHY's soft control and status registers. These embedded reconfiguration control and status registers are replicated for each channel.

**Note:** You cannot merge reconfiguration interfaces across multiple IP cores when the embedded reconfiguration streamer is enabled. Refer to "Dynamic Reconfiguration Interface Merging Across Multiple IP Blocks" section for more details.

For example, if the Native PHY IP core has four channels—logical channel 0 to logical channel 3—and you want to reconfigure logical channel 3 using the embedded reconfiguration streamer, you must write to the control register of logical channel 3 using the reconfiguration interface with the appropriate bit settings.

**Note:** The addresses and bit settings of EMIB for a chosen configuration are available in the configuration files generated by the Native PHY IP.

The configuration files generated by Native PHY IP will also include the **Analog PMA settings** tab of the Native PHY IP Parameter Editor. The analog settings selected in the Native PHY IP Parameter Editor are used to include these settings and their dependent settings in the selected configuration files.

Refer to "Steps to Perform Dynamic Reconfiguration" for a complete list of steps to perform dynamic reconfiguration using the IP guided reconfiguration flow with embedded streamer enabled. To perform a PMA reconfiguration such as TX PLL switching, CGB divider switching, or reference clock switching, use the reconfiguration flow for special cases described in "Steps to Perform Dynamic Reconfiguration".

Refer to *Stratix 10 Transceiver Register Map* for more details on Embedded reconfiguration streamer registers and bit settings.

#### Related Links

- [Steps to Perform Dynamic Reconfiguration](#) on page 352  
You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.
- [Dynamic Reconfiguration Interface Merging Across Multiple IP Blocks](#) on page 369  
The Native PHY provides the ability to create channels that are either simplex or duplex instances.

## 6.6 Arbitration

In Stratix 10 devices, there are two levels of arbitration:

Figure 221. Arbitration in Stratix 10 Transmit PLL





Figure 222. Arbitration in Stratix 10 Native PHY





- Reconfiguration interface arbitration with the PreSICE calibration engine  
When you have control over the internal configuration bus, refer to the second level of arbitration: Arbitration between multiple masters within the Native PHY/PLL IPs.

For more details about arbitration between the reconfiguration interface and PreSICE, refer to the *Calibration* chapter.

- Arbitration between multiple masters within the Native PHY/PLL IPs

Below are the feature blocks that can access the programmable registers:

- Embedded reconfiguration streamer
- ADME
- User reconfiguration logic connected to the reconfiguration interface

When the internal configuration bus is not owned by the PreSICE, which feature block has access depends on which of them are enabled.

These feature blocks arbitrate for control over the programmable space of each transceiver channel/PLL. Each of these feature blocks can request access to the programmable registers of a channel/PLL by performing a read or write operation to that channel/PLL. For any of these feature blocks to be used, you must first have control over the internal configuration bus. You must ensure that these feature blocks have completed all the read/write operations before you return the bus access to PreSICE.

The embedded reconfiguration streamer has the highest priority, followed by the reconfiguration interface, followed by the ADME. When two feature blocks are trying to access the same transceiver channel on the same clock cycle, the feature block with the highest priority is given access. The only exception is when a lower-priority feature block is in the middle of a read/write operation and a higher-priority feature block tries to access the same channel/PLL. In this case, the higher-priority feature block must wait until the lower-priority feature block finishes the read/write operation.

*Note:* When you enable ADME in your design, you must

- connect an Avalon-MM master to the reconfiguration interface
- OR connect the `reconfig_clock`, `reconfig_reset` signals and ground the `reconfig_write`, `reconfig_read`, `reconfig_address` and `reconfig_writedata` signals of the reconfiguration interface. If the reconfiguration interface signals are not connected appropriately, there will be no clock or reset for the ADME and ADME will not function as expected

### Related Links

[Calibration](#) on page 377

Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.



## 6.7 Recommendations for Dynamic Reconfiguration

### Recommendations for Channels

- When reconfiguring PLLs across data rates, Intel recommends that you hold the channel transmitter (analog and digital) associated with the PLL in reset during reconfiguration and recalibration of the PLL.
- When reconfiguring channels across data rates or protocol modes, Intel recommends that you hold the channel transmitter (analog and digital) in reset during reconfiguration and recalibration of the channel transmitter.
- When reconfiguring channels across data rates or protocol modes, Intel recommends that you hold the channel receiver (analog and digital) in reset during reconfiguration and recalibration of the channel receiver.
- When performing reconfiguration on channels not involving data rate or protocol mode change, Intel recommends that you hold the channel transmitter (digital only) in reset during reconfiguration.
- When performing reconfiguration on channels not involving data rate or protocol mode change, Intel recommends that you hold the channel receiver (digital only) in reset during reconfiguration.

## 6.8 Steps to Perform Dynamic Reconfiguration

You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.

The following procedure shows the steps required to reconfigure the channel and PLL blocks.

1. Enable dynamic reconfiguration in the IP.
2. Enable the desired configuration file formats in the IP.
3. Enable the desired dynamic reconfiguration features (such as multiple reconfiguration profiles, or feature blocks (such as embedded reconfiguration streamer and ADME).
4. If you are using:
  - Direct reconfiguration flow—Refer to the register map for feature address and valid value of write data for the feature.
  - IP guided reconfiguration flow—Note the settings of the base configuration and generate the corresponding configuration files. Also observe the settings of the modified configuration and generate the corresponding configuration files. Find out the differences in settings between the base and modified configurations.
  - IP guided reconfiguration flow using multiple profiles—Create and store the parameter settings between the various configurations or profiles using configuration files. Find out the differences in settings between the various configurations or profiles using configuration files.
  - IP guided reconfiguration flow using the embedded streamer—Refer to the control and status register map of the embedded reconfiguration streamer to stream the desired profile settings.
  - Reconfiguration flow for special cases—Refer to the lookup registers to be accessed for each special case, such as TX PLL switching, TX PLL reference clock switching, and RX CDR reference clock switching.





5. Assert the required channel resets (if necessary). Refer to the section *Recommendations for Dynamic Reconfiguration* for details on which resets need to be asserted.
6. If you are reconfiguring across data rates or protocol modes or enabling/disabling PRBS, place the channels in analog reset.
7. Check for internal configuration bus arbitration. If PreSICE has control, request bus arbitration, otherwise go to the next step. For more details, refer to the "Arbitration" section.
8. You must perform this step only if you are reconfiguring fPLL/ATX PLL, else go to step 11.  
Request PreSICE to configure the fPLL/ATX PLL in preparation for reconfiguration by setting the `pre_reconfig` bit for the fpll/ATX PLL.  
1'b1: Request PreSICE to configure the fPLL/ATX PLL in reconfiguration mode.  
1'b0: Reconfiguration mode not requested.
9. You must perform this step only if you are reconfiguring fPLL/ATX PLL, else go to step 11. Also make sure you have performed step 8 before performing this step.  
Return the internal configuration bus access to PreSICE by writing a 0x01 to address 0x000 of the fPLL/ATX PLL and wait for PreSICE to complete operation by monitoring the `pll_cal_busy` signal or reading the `pll_cal_busy` signal status from the status registers.
10. You must perform this step if you are reconfiguring fPLL/ATX PLL, else go to step 11. Also make sure you have performed step 9 before performing this step.  
Request internal configuration bus arbitration from PreSICE.
11. Perform the necessary reconfiguration using the flow described in the following sections:
  - *Direct Reconfiguration Flow*
  - *Native PHY or PLL IP Guided Reconfiguration Flow*
  - *Reconfiguration Flow for Special Cases*
12. Perform all necessary reconfiguration. If reconfiguration involved data rate or protocol mode changes, then you may have to reconfigure the PMA analog parameters of the channels. Refer to the *Changing PMA Analog Parameters* section for more details.
13. If reconfiguration involved data rate or protocol mode change, then request recalibration and wait for the calibration to complete. Calibration is complete when `*_cal_busy` is deasserted. For more details about calibration registers and the steps to perform recalibration, refer to the *Calibration* chapter.  
If you reconfigured:



- PLL for data rate change—you must recalibrate the PLL and the channel TX.
  - TX simplex channel for data rate change—you must recalibrate the channel TX.
  - RX simplex channel for data rate change—you must recalibrate the channel RX.
  - Duplex channel for data rate change—you must recalibrate the channel TX and RX.
14. Deassert analog resets followed by digital resets. Refer to "Recommendations for Dynamic Reconfiguration" for details on the resets that needs to be deasserted.

**Note:**

You cannot merge multiple reconfiguration interfaces across multiple IP blocks (merging independent instances of simplex TX/RX into the same physical location or merging separate CMU PLL and TX channel into the same physical location) when you enable the optional reconfiguration logic registers.

**Related Links**

- [Calibration](#) on page 377  
Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.
- [Recommendations for Dynamic Reconfiguration](#) on page 352
- [Direct Reconfiguration Flow](#) on page 354
- [Reconfiguration Flow for Special Cases](#) on page 356  
Dynamic reconfiguration can be performed on logical operations such as switching between multiple transmit PLLs or multiple reference clocks.
- [Arbitration](#) on page 349
- [Changing PMA Analog Parameters](#) on page 362  
You can use the reconfiguration interface on the Transceiver Native PHY IP core to change the value of PMA analog features.

## 6.9 Direct Reconfiguration Flow

Use this flow to perform dynamic reconfiguration when you know exactly which parameter and value to change for the transceiver channel or PLL. You can use this flow to change the PMA analog settings, enable/disable PRBS generator, and checker hard blocks of the transceiver channel.

To perform dynamic reconfiguration using direct reconfiguration flow:

1. Perform the necessary steps from steps 1 to 10 in *Steps to Perform Dynamic Reconfiguration*.
2. Read from the PMA analog feature address of the channel you want to change. For example, to change pre-emphasis 1st post-tap, read and store the value of address 0x105.
3. Perform a read-modify-write to feature address with a valid value. For example, to change the pre-emphasis 1st post-tap, write 5'b00001 to address 0x105.
4. Perform the necessary steps from steps 12 to 14 in *Steps to Perform Dynamic Reconfiguration*.



### Related Links

- [Steps to Perform Dynamic Reconfiguration](#) on page 352  
You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.
- [Changing PMA Analog Parameters](#) on page 362  
You can use the reconfiguration interface on the Transceiver Native PHY IP core to change the value of PMA analog features.

## 6.10 Native PHY IP or PLL IP Core Guided Reconfiguration Flow

Use the Native PHY IP core or PLL IP core guided reconfiguration flow to perform dynamic reconfiguration when you need to change multiple parameters or parameters in multiple addresses for the transceiver channel or PLL. You can use this flow to change data rates, change clock divider values, or switch from one PCS datapath to another. You must generate the required configuration files for the base and modified Transceiver Native PHY IP core or PLL IP core configurations.

The configuration files contain addresses and bit values of the corresponding configuration. Compare the differences between the base and modified configuration files. The differences between these files indicate the addresses and bit values that must change to switch from one configuration to another. Perform read-modify-writes for the bit values that are different from the base configuration to obtain the modified configuration.

To perform dynamic reconfiguration using the IP Guided Reconfiguration Flow:

1. Perform the necessary steps from steps 1 to 10 in *Steps to Perform Dynamic Reconfiguration*.
2. Perform a read-modify-write to all addresses and bit values that are different from the base configuration.
3. Perform the necessary steps from steps 12 to 14 in *Steps to Perform Dynamic Reconfiguration*.

**Note:** If reconfiguration involved data rate or protocol mode changes, you may need to reconfigure the PMA analog parameters of the channels. Refer to the *Changing PMA Analog Parameters* section for more details.

The bit values that must be changed to obtain the new configuration may span across multiple addresses, such as when switching between Standard, Enhanced, and PCS Direct data paths. It is difficult to manually compare these values for the base and modified configurations and then build logic to stream the different values in the modified configuration. You can use the multiple profiles feature of the Native PHY/Transmit PLL IP cores to store the parameter settings (MIF configuration file) to memory. With the configuration content saved, you can read from the memory and write the content to the target channel for reconfiguration. Optionally, you can also use the embedded reconfiguration streamer feature of the Native PHY/Transmit PLL IP cores, which includes the logic to store the individual profile information and logic to perform streaming. Using the embedded reconfiguration streamer, you can reduce the number of read-modify-write operations to obtain the modified configuration.


To perform dynamic reconfiguration using the Embedded Reconfiguration Streamer:



1. Perform the necessary steps from steps 1 to 10 in *Steps to Perform Dynamic Reconfiguration*.
2. Perform a read-modify-write to streamer control register with the appropriate bits.
3. Poll the streamer status register bit at regular intervals. The status register bits indicate when the reconfiguration is complete.
4. Perform the necessary steps from steps 12 to 14 in *Steps to Perform Dynamic Reconfiguration*.

**Note:** If reconfiguration involved data rate or protocol mode changes, you may need to reconfigure the PMA analog parameters of the channels. Refer to the *Changing PMA Analog Parameters* section for more details.

**Figure 223. Timing Diagram for Embedded Streamer Reconfiguration**



### Related Links

- [Steps to Perform Dynamic Reconfiguration](#) on page 352  
You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.
- [Changing PMA Analog Parameters](#) on page 362  
You can use the reconfiguration interface on the Transceiver Native PHY IP core to change the value of PMA analog features.

## 6.11 Reconfiguration Flow for Special Cases

Dynamic reconfiguration can be performed on logical operations such as switching between multiple transmit PLLs or multiple reference clocks. In these cases, configuration files alone cannot be used. Configuration files are generated during IP generation and do not contain information on the placement of PLLs or reference clocks.

To perform dynamic reconfiguration on logical operations, you must use lookup registers that contain information about logical index to physical index mapping. Lookup registers are read-only registers. Use these lookup registers to perform a read-modify-write to the selection MUXes to switch between PLLs or reference clocks.

To perform dynamic reconfiguration using reconfiguration flow for special cases:



1. Perform the necessary steps from steps 1 to 10 in *Steps to Perform Dynamic Reconfiguration*.
2. Read from the desired lookup register. Refer to the [Switching Transmitter PLL](#) on page 357 and [Switching Reference Clocks](#) on page 358 sections for information about lookup registers.
3. Perform Logical Encoding (only required for Transmitter PLL switching).
4. Perform read-modify-write to the required feature address with the desired/encoded value.
5. Perform the necessary steps from steps 12 to 14 in *Steps to Perform Dynamic Reconfiguration*.

### 6.11.1 Switching Transmitter PLL

Dynamically switching data rates increases system flexibility to support multiple protocols. You can change the transceiver channel data rate by switching from one transmit PLL to another. To switch between transmit PLLs, you must reconfigure the local CGB MUX select lines of the channel by performing a channel reconfiguration. You can clock transceiver channels with up to four different transmitter PLLs. You can use the reconfiguration interface on the Native PHY IP core to specify which PLL drives the transceiver channel. The PLL switching method is the same, regardless of the number of transmitter PLLs involved.


Before initiating the PLL switch procedure, ensure that your Transceiver Native PHY instance defines more than one transmitter PLL input. Specify the **Number of TX PLL clock inputs per channel** parameter on the **TX PMA** tab during Transceiver Native PHY parameterization.

Refer to "Stratix 10 Transceiver Register Map" for details on the registers and bits. The number of exposed `tx_serial_clk` bits varies according to the number of transmitter PLLs you specify. Use the Native PHY reconfiguration interface for this operation.

**Table 143. Lookup Registers for Transmit PLL switching**

Transceiver Native PHY Port	Description	Address	Bits
<code>tx_serial_clk0</code>	Represents logical PLL0. Lookup register <code>x117[3:0]</code> stores the mapping from logical PLL0 to the physical PLL.	0x117 (Lookup Register)	[3:0]
<code>tx_serial_clk1</code>	Represents logical PLL1. Lookup register <code>x117[7:4]</code> stores the mapping from logical PLL1 to the physical PLL.	0x117 (Lookup Register)	[7:4]
<code>tx_serial_clk2</code>	Represents logical PLL2. Lookup register <code>x118[3:0]</code> stores the mapping from logical PLL2 to the physical PLL.	0x118 (Lookup Register)	[3:0]
<code>tx_serial_clk3</code>	Represents logical PLL3. Lookup register <code>x118[7:4]</code> stores the mapping from logical PLL3 to the physical PLL.	0x118 (Lookup Register)	[7:4]
N/A	PLL selection MUX	0x111	[7:0]

When performing a PLL switch, you must specify the lookup register address and bit values you want to switch to. The following procedure describes selection of a specific transmitter PLL when more than one PLL is connected to a channel. To change the



data rate of the CDR, follow the detailed steps for reconfiguring channel and PLL blocks. After determining the logical PLL to switch to, follow this procedure to switch to the desired transmitter PLL:

1. Perform the necessary steps from steps 1 to 10 in *Steps to Perform Dynamic Reconfiguration*.
2. Read from the appropriate lookup register address and save the required 4-bit pattern. For example, switching to logical PLL1 requires saving bits [7:4] of address 0x117.
3. Encode the 4-bit value read in the previous step into an 8-bit value according to the following table:


**Table 144. Logical PLL Encoding**

4-bit Logical PLL Bits	8-bit Mapping to Address 0x111
[3..0]	{ $\sim$ logical_PLL_offset_readdata[3], logical_PLL_offset_readdata[1:0], logical_PLL_offset_readdata[3], logical_PLL_offset_readdata[3:0]}
[7..4]	{ $\sim$ logical_PLL_offset_readdata[7], logical_PLL_offset_readdata[5:4], logical_PLL_offset_readdata[7], logical_PLL_offset_readdata[7:4]}

*Note:* For example, if reconfiguring to logical PLL1 then bits [7:4] are encoded to an 8-bit value { $\sim$ bit[7], bit[5:4], bit[7], bit[7:4]}.

4. Perform a read-modify-write to bits[7:0] of address 0x111 using the encoded 8-bit value.
5. Perform the necessary steps from steps 12 to 14 in *Steps to Perform Dynamic Reconfiguration*.

**Figure 224. TX PLL Switching**



### 6.11.2 Switching Reference Clocks

You can dynamically switch the input clock source for the ATX PLL, the fPLL, the CDR, and the CMU.

#### 6.11.2.1 ATX Reference Clock Switching

You can use the reconfiguration interface on the ATX PLL instance to specify which reference clock source drives the ATX PLL. The ATX PLL supports clocking up to five different reference clock sources.



Before initiating a reference clock switch, ensure that your ATX PLL instance defines more than one reference clock source. Specify the **Number of PLL reference clocks** parameter on the **PLL** tab during ATX PLL parameterization.

The number of exposed `pll_refclk` ports varies according to the number of reference clocks you specify. Use the ATX PLL reconfiguration interface for this operation.

**Table 145. Lookup Registers for Switching ATX PLL Reference Clock Inputs**

Transceiver ATX PLL Port	Description	Address	Bits
<code>pll_refclk0</code>	Represents logical <code>refclk0</code> . Lookup register <code>x113[7:0]</code> stores the mapping from logical <code>refclk0</code> to the physical <code>refclk</code> .	0x113 (Lookup Register)	[7:0]
<code>pll_refclk1</code>	Represents logical <code>refclk1</code> . Lookup register <code>x114[7:0]</code> stores the mapping from logical <code>refclk1</code> to the physical <code>refclk</code> .	0x114 (Lookup Register)	[7:0]
<code>pll_refclk2</code>	Represents logical <code>refclk2</code> . Lookup register <code>x115[7:0]</code> stores the mapping from logical <code>refclk2</code> to the physical <code>refclk</code> .	0x115 (Lookup Register)	[7:0]
<code>pll_refclk3</code>	Represents logical <code>refclk3</code> . Lookup register <code>x116[7:0]</code> stores the mapping from logical <code>refclk3</code> to the physical <code>refclk</code> .	0x116 (Lookup Register)	[7:0]
<code>pll_refclk4</code>	Represents logical <code>refclk4</code> . Lookup register <code>x117[7:0]</code> stores the mapping from logical <code>refclk4</code> to the physical <code>refclk</code> .	0x117 (Lookup Register)	[7:0]
N/A	ATX <code>refclk</code> selection MUX.	0x112	[7:0]

When performing a reference clock switch, you must specify the lookup register address and respective bits of the replacement clock. After determining the ATX PLL, follow this procedure to switch to the selected reference clock:

1. Perform the necessary steps from steps 1 to 10 in *Steps to Perform Dynamic Reconfiguration*.
2. Read from the lookup register address and save the required 8-bit pattern. For example, switching to logical `refclk2` requires use of bits [7:0] at address 0x115.
3. Perform a read-modify-write to bits [7:0] at address 0x112 using the 8-bit value obtained from the lookup register.
4. Perform the necessary steps from steps 12 to 14 in *Steps to Perform Dynamic Reconfiguration*.

#### Related Links

[Steps to Perform Dynamic Reconfiguration](#) on page 352

You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.

### 6.11.2.2 fPLL Reference Clock Switching

You can use the reconfiguration interface on the fPLL instance to specify which reference clock source drives the fPLL. The fPLL supports clocking by up to five different reference clock sources.



Before initiating a reference clock switch, ensure that your fPLL instance defines more than one reference clock source. Specify the **Number of PLL reference clocks** parameter on the **PLL** tab during fPLL parameterization.

The number of exposed `pll_refclk` ports varies according to the number of reference clocks you specify. Use the fPLL reconfiguration interface for this operation.

**Table 146. Register Map for Switching fPLL Reference Clock Inputs**

Transceiver fPLL Port	Description	Address	Bits
pll_refclk0	Represents logical <code>refclk0</code> for MUX_0. Lookup register <code>x117[4:0]</code> stores the mapping from logical <code>refclk0</code> to the physical <code>refclk</code> for MUX_0.	0x117 (Lookup Register)	[7:0]
pll_refclk1	Represents logical <code>refclk1</code> for MUX_0. Lookup register <code>x118[4:0]</code> stores the mapping from logical <code>refclk1</code> to the physical <code>refclk</code> for MUX_0.	0x118 (Lookup Register)	[7:0]
pll_refclk2	Represents logical <code>refclk2</code> for MUX_0. Lookup register <code>x119[4:0]</code> stores the mapping from logical <code>refclk2</code> to the physical <code>refclk</code> for MUX_0.	0x119 (Lookup Register)	[7:0]
pll_refclk3	Represents logical <code>refclk3</code> for MUX_0. Lookup register <code>x11A[4:0]</code> stores the mapping from logical <code>refclk3</code> to the physical <code>refclk</code> for MUX_0.	0x11A (Lookup Register)	[7:0]
pll_refclk4	Represents logical <code>refclk4</code> for MUX_0. Lookup register <code>x11B[4:0]</code> stores the mapping from logical <code>refclk4</code> to the physical <code>refclk</code> for MUX_0.	0x11B (Lookup Register)	[7:0]
N/A	fPLL <code>refclk</code> selection MUX_0.	0x114	[7:0]
pll_refclk0	Represents logical <code>refclk0</code> for MUX_1. Lookup register <code>x11D[4:0]</code> stores the mapping from logical <code>refclk0</code> to the physical <code>refclk</code> for MUX_1.	0x11D (Lookup Register)	[7:0]
pll_refclk1	Represents logical <code>refclk1</code> for MUX_1. Lookup register <code>x11E[4:0]</code> stores the mapping from logical <code>refclk1</code> to the physical <code>refclk</code> for MUX_1.	0x11E (Lookup Register)	[7:0]
pll_refclk2	Represents logical <code>refclk2</code> for MUX_1. Lookup register <code>x11F[4:0]</code> stores the mapping from logical <code>refclk2</code> to the physical <code>refclk</code> for MUX_1.	0x11F (Lookup Register)	[7:0]
pll_refclk3	Represents logical <code>refclk3</code> for MUX_1. Lookup register <code>x120[4:0]</code> stores the mapping from logical <code>refclk3</code> to the physical <code>refclk</code> for MUX_1.	0x120 (Lookup Register)	[7:0]
pll_refclk4	Represents logical <code>refclk4</code> for MUX_1. Lookup register <code>x121[4:0]</code> stores the mapping from logical <code>refclk4</code> to the physical <code>refclk</code> for MUX_1.	0x121 (Lookup Register)	[7:0]
N/A	fPLL <code>refclk</code> selection MUX_1.	0x11C	[7:0]

Specify the logical reference clock and respective address and bits of the replacement clock when performing a reference clock switch. Follow this procedure to switch to the selected reference clock:





1. Perform the necessary steps from steps 1 to 10 in *Steps to Perform Dynamic Reconfiguration*.
2. Read from the lookup register for MUX 0 and save the required 8-bit pattern. For example, switching to logical `refclk3` requires use of bits[7:0] at address 0x11A.
3. Perform a read-modify-write to bits [7:0] at address 0x114 using the 8-bit value obtained from the lookup register.
4. Read from the lookup register for MUX 1 and save the required 8-bit pattern. For example, switching to logical `refclk3` requires use of bits[7:0] at address 0x120.
5. Perform a read-modify-write to bits [7:0] at address 0x11C using the 8-bit value obtained from the lookup register.
6. Perform the necessary steps from steps 12 to 14 in *Steps to Perform Dynamic Reconfiguration*.

### 6.11.2.3 CDR and CMU Reference Clock Switching

You can use the reconfiguration interface to specify which reference clock source drives the CDR and CMU PLL. The CDR and CMU support clocking by up to five different reference clock sources.

Before initiating a reference clock switch, ensure that your CDR and CMU defines more than one reference clock source. For the CDR, specify the parameter on the **RX PMA** tab during the Native PHY IP parameterization. For the CMU, specify the **Number of PLL reference clocks** under the **PLL** tab when parameterizing the CMU PLL.

The number of exposed `rx_cdr_refclk` (CDR) or `pll_refclk` (CMU) varies according to the number of reference clocks you specify. Use the CMU reconfiguration interface for switching the CMU reference clock.


**Table 147. Lookup Registers for Switching CDR Reference Clock Inputs**

Native PHY Port	Description	Address	Bits
<code>cdr_refclk0</code>	Represents logical <code>refclk0</code> . Lookup register <code>x16A[7:0]</code> stores the mapping from logical <code>refclk0</code> to the physical <code>refclk</code> .	0x16A (Lookup Register)	[7:0]
<code>cdr_refclk1</code>	Represents logical <code>refclk1</code> . Lookup register <code>x16B[7:0]</code> stores the mapping from logical <code>refclk1</code> to the physical <code>refclk</code> .	0x16B (Lookup Register)	[7:0]
<code>cdr_refclk2</code>	Represents logical <code>refclk2</code> . Lookup register <code>x16C[7:0]</code> stores the mapping from logical <code>refclk2</code> to the physical <code>refclk</code> .	0x16C (Lookup Register)	[7:0]
<code>cdr_refclk3</code>	Represents logical <code>refclk3</code> . Lookup register <code>x16D[7:0]</code> stores the mapping from logical <code>refclk3</code> to the physical <code>refclk</code> .	0x16D (Lookup Register)	[7:0]
<code>cdr_refclk4</code>	Represents logical <code>refclk4</code> . Lookup register <code>x16E[7:0]</code> stores the mapping from logical <code>refclk4</code> to the physical <code>refclk</code> .	0x16E (Lookup Register)	[7:0]
N/A	CDR <code>refclk</code> selection MUX.	0x141	[7:0]

When performing a reference clock switch, note the logical reference clock to switch to and the respective address and bits. After determining the logical reference clock, follow this procedure to switch to the selected CDR reference clock:

1. Perform the necessary steps from steps 1 to 10 in *Steps to Perform Dynamic Reconfiguration*.
2. Read from the lookup register and save the required 8-bit pattern. For example, switching to logical `refclk3` requires saving bits[7:0] at address `0x16D`.
3. Perform a read-modify-write to bits [7:0] at address `0x141` using the 8-bit value obtained from the lookup register.
4. Perform the necessary steps from steps 12 to 14 in *Steps to Perform Dynamic Reconfiguration*.

**Figure 225. CDR Reference Clock Switching**



## 6.12 Changing PMA Analog Parameters

You can use the reconfiguration interface on the Transceiver Native PHY IP core to change the value of PMA analog features.

The PMA analog settings can be broadly divided into the following groups:

- PMA analog settings that are channel or system dependent:
  - These settings may vary from channel to channel based on channel loss or other factors
  - You can set these PMA analog settings based on IBIS-AMI or JNEye simulations
  - You can set these PMA analog settings using direct reconfiguration flow by performing RMWs to the respective registers of each channel (OR).
  - Use the IP guided reconfiguration flow. The configuration files will also include the PMA analog settings specified in the **Analog PMA settings** tab of the Native PHY IP Parameter Editor. The analog settings selected in the Native PHY IP Parameter Editor are used to include these settings and their dependent settings in the selected configuration files. For details about these analog settings, refer to the "Analog PMA Settings for Dynamic Reconfiguration" table in the *Ports and Parameters* section.




Table 148. PMA Analog Settings that are Channel or System Dependent

PMA Analog Feature	Fitter Report Name	Stratix 10 Transceiver Register Map Attribute Name
VOD	vod_output_swing_ctrl	vod_output_swing_ctrl
Pre-emphasis	pre_emp_sign_1st_post_tap	pre_emp_sign_1st_post_tap
	pre_emp_sign_2nd_post_tap	pre_emp_sign_2nd_post_tap
	pre_emp_sign_pre_tap_1t	pre_emp_sign_pre_tap_1t
	pre_emp_sign_pre_tap_2t	pre_emp_sign_pre_tap_2t
	pre_emp_switching_ctrl_1st_post_tap	pre_emp_switching_ctrl_1st_post_tap
	pre_emp_switching_ctrl_2nd_post_tap	pre_emp_switching_ctrl_2nd_post_tap
	pre_emp_switching_ctrl_pre_tap_1t	pre_emp_switching_ctrl_pre_tap_1t
	pre_emp_switching_ctrl_pre_tap_2t	pre_emp_switching_ctrl_pre_tap_2t
VGA	adp_vga_sel	adp_vga_sel
CTLE	eq_dc_gain_trim	eq_dc_gain_trim
	one_stage_enable	one_stage_enable
	eq_bw_sel <sup>29</sup>	eq_bw_sel <sup>29</sup>
	adp_ctle_eqz_1s_sel	adp_ctle_eqz_1s_sel
	adp_ctle_acgain_4s	adp_ctle_acgain_4s

- PMA analog settings that are transceiver protocol-type and/or data rate dependent
  - These settings may vary for each transceiver protocol-type and/or data rate in your design. You can set these PMA Analog settings using direct reconfiguration flow by performing RMWs to the respective registers of each channel (OR).
  - Use the IP guided reconfiguration flow. The configuration files also include the PMA analog settings specified in the **Analog PMA settings** tab of Native PHY IP Parameter Editor. The analog settings selected in the Native PHY IP Parameter Editor are used to include these settings and their dependent settings in the selected configuration files. For details about these analog settings, refer to the "Analog PMA Settings for Dynamic Reconfiguration" table in the *Ports and Parameters* section.
  - The values of all these PMA analog settings that change when changing protocol-type or data rates can be obtained from the respective Fitter reports by performing full compilation for each of the base and target configurations if using direct reconfiguration flow.
  - For example, when changing the data rate from A to B, you must first perform a full compile with the data rate configured to A and note the PMA analog settings from the fitter report. Next, you must perform a full compile with data rate configured to B and note the PMA analog settings from the fitter report. If any of these PMA analog settings changed values between the two compiles, you can perform RMWs with the target values to the respective registers using direct reconfiguration flow.
  - Examples: Slew rate, Equalizer Bandwidth, Compensation Enable

**Table 149. PMA Analog Settings that are Transceiver Protocol-Type and/or Data Rate Dependent**

PMA Analog Feature	Fitter Report Name	Stratix 10 Transceiver Register Map Attribute Name
Slew Rate (TX Buffer)	Slew_rate_ctrl	Slew_rate_ctrl
Equalizer Bandwidth (RX Buffer) <sup>29</sup>	Eq_bw_sel	Eq_bw_sel
Compensation Enable (TX Buffer)	Compensation_en	Compensation_en
One Stage Enable (RX CTLE)	One_stage_enable	One_stage_enable

### Related Links

[Ports and Parameters](#) on page 364

You can define parameters for IP cores by using the IP core-specific parameter editor.

## 6.13 Ports and Parameters

The reconfiguration interface is integrated in the Native PHY instance and the TX PLL instances. Instantiate the Native PHY and the TX PLL IP cores in Qsys by clicking **Tools > IP Catalog**. You can define parameters for IP cores by using the IP core-specific parameter editor. To expose the reconfiguration interface ports, select the **Enable dynamic reconfiguration** option when parameterizing the IP core.

You can share the reconfiguration interface among all the channels by turning on **Share reconfiguration interface** when parameterizing the IP core. When this option is enabled, the IP core presents a single reconfiguration interface for dynamic reconfiguration of all channels. Address bits [10:0] provide the register address in the reconfiguration space of the selected channel. The remaining address bits of the reconfiguration address specify the selected logical channel. For example, if there are four channels in the Native PHY IP instance, `reconfig_address[10:0]` specifies the address and `reconfig_address[12:11]` are binary encoded to specify the four channels. For example, 2'b01 in `reconfig_address[12:11]` specifies logical channel 1.

The following figure shows the signals available when the Native PHY IP core is configured for four channels and the **Share reconfiguration interface** option is enabled.

---

<sup>29</sup> Not available as a user selectable option in the Analog PMA settings tab of **Native PHY Parameter Editor**.



Figure 226. Signals Available with Shared Native PHY Reconfiguration Interface




Table 150. Reconfiguration Interface Ports with Shared Native PHY Reconfiguration Interface

The reconfiguration interface ports when **Share reconfiguration interface** is enabled. <N> represents the number of channels.


Port Name	Direction	Clock Domain	Description
reconfig_clk	Input	N/A	Avalon clock. The clock frequency is 100-150 MHz.
reconfig_reset	Input	reconfig_clk	Resets the Avalon interface. Asynchronous assertion and synchronous deassertion.
reconfig_write	Input	reconfig_clk	Write enable signal. Signal is active high.
reconfig_read	Input	reconfig_clk	Read enable signal. Signal is active high.
reconfig_address[log2<N>+10:0]	Input	reconfig_clk	Address bus. The lower 11 bits specify address and the upper bits specify the channel.
reconfig_writedata[31:0]	Input	reconfig_clk	A 32-bit data write bus. Data to be written into the address indicated by reconfig_address.
reconfig_readdata[31:0]	Output	reconfig_clk	A 32-bit data read bus. Valid data is placed on this bus after a read operation. Signal is valid after reconfig_waitrequest goes high and then low.
reconfig_waitrequest	Output	reconfig_clk	A one-bit signal that indicates the Avalon interface is busy. Keep the Avalon command asserted until the interface is ready to proceed with the read/write transfer. The behavior of this signal depends on whether the feature <b>Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE</b> is enabled or not. For more details, refer to the <i>Calibration</i> section.

When **Share reconfiguration interface** is off, the Native PHY IP core provides an independent reconfiguration interface for each channel. For example, when a reconfiguration interface is not shared for a four-channel Native PHY IP instance, reconfig\_address[10:0] corresponds to the reconfiguration address bus of logical channel 0, reconfig\_address[21:11] correspond to the reconfiguration address bus of logical channel 1, reconfig\_address[32:22] corresponds to the reconfiguration address bus of logical channel 2, and reconfig\_address[43:33] correspond to the reconfiguration address bus of logical channel 3.



The following figure shows the signals available when the Native PHY is configured for four channels and the **Share reconfiguration interface** option is not enabled.

**Figure 227. Signals Available with Independent Native PHY Reconfiguration Interfaces**



**Table 151. Reconfiguration Interface Ports with Independent Native PHY Reconfiguration Interfaces**

The reconfiguration interface ports when **Share reconfiguration interface** is disabled. <N> represents the number of channels.

Port Name	Direction	Clock Domain	Description
reconfig_clk[N-1:0]	Input	N/A	Avalon clock for each channel. The clock frequency is 100-150 MHz.
reconfig_reset[N-1:0]	Input	reconfig_clk	Resets the Avalon interface for each channel. Asynchronous to assertion and synchronous to deassertion.
reconfig_write[N-1:0]	Input	reconfig_clk	Write enable signal for each channel. Signal is active high.
reconfig_read[N-1:0]	Input	reconfig_clk	Read enable signal for each channel. Signal is active high.
reconfig_address[N*11-1:0]	Input	reconfig_clk	A 11-bit address bus for each channel.
reconfig_writedata[N*32-1:0]	Input	reconfig_clk	A 32-bit data write bus for each channel. Data to be written into the address indicated by the corresponding address field in reconfig_address.
reconfig_readdata[N*32-1:0]	Output	reconfig_clk	A 32-bit data read bus for each channel. Valid data is placed on this bus after a read operation. Signal is valid after waitrequest goes high and then low.
reconfig_waitrequest[N-1:0]	Output	reconfig_clk	A one-bit signal for each channel that indicates the Avalon interface is busy. Keep the Avalon command asserted until the interface is ready to proceed with the read/write transfer. The behavior of this signal depends on whether the feature <b>Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE</b> is enabled or not. For more details, refer to the <i>Calibration</i> section.

**Table 152. Avalon Interface Parameters**

The following parameters are available in the **Dynamic Reconfiguration** tab of the Transceiver Native PHY and TX PLL parameter editors.



Parameter	Value	Description
<b>Enable dynamic reconfiguration</b>	On / Off	Available in Native PHY and TX PLL IP parameter editors. Enables the reconfiguration interface. Off by default. The reconfiguration interface is exposed when this option is enabled.
<b>Share reconfiguration interface</b>	On / Off	Available in Native PHY IP parameter editor only. Enables you to use a single reconfiguration interface to control all channels. Off by default. If enabled, the uppermost bits of <code>reconfig_address</code> identifies the active channel. The lower 11 bits specify the reconfiguration address. Binary encoding is used to identify the active channel (available only for Transceiver Native PHY). Enable this option if the Native PHY is configured with more than one channel.
<b>Enable Altera Debug Master Endpoint</b>	On / Off	Available in Native PHY and TX PLL IP parameter editors. When enabled, the Altera Debug Master Endpoint (ADME) is instantiated and has access to the Avalon-MM interface of the Native PHY. You can access certain test and debug functions using System Console with the ADME. Refer to the <i>Embedded Debug Features</i> section for more details about ADME.
<b>Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE</b>	On / Off	When enabled, <code>reconfig_waitrequest</code> will not indicate the status of AVMM arbitration with PreSICE. The AVMM arbitration status will be reflected in a soft status register bit. This feature requires that the <b>Enable control and status registers</b> feature under <b>Optional Reconfiguration Logic</b> be enabled. Refer to <i>Arbitration</i> for more details on this feature. Refer to the <i>Calibration</i> chapter for more details about calibration.
<b>Enable rcfg_tx_digitalreset_release_ctrl port</b>	On/Off	Available in Native PHY IP parameter editor only. Enables the <code>rcfg_tx_digitalreset_release_ctrl</code> port that dynamically controls the TX PCS reset release sequence. This port is mandatory when reconfiguring to/from TX PCS Gearbox ratio of *:67. Deassert this signal at least 30 ns before deasserting <code>tx_digitalreset</code> when the TX PCS Gearbox ratio is configured to *:67. In other modes, assert this signal at least 30 ns before deasserting <code>tx_digitalreset</code> .
<b>Enable capability registers</b>	On / Off	Available in Native PHY and TX PLL IP parameter editors. Enables capability registers. These registers provide high-level information about the transceiver channel's /PLL's configuration.
<b>Set user-defined IP identifier</b>	User-specified	Available in Native PHY and TX PLL IP parameter editors. Sets a user-defined numeric identifier that can be read from the <code>user_identifier</code> offset when the capability registers are enabled.
<b>Enable control and status registers</b>	On / Off	Available in Native PHY and TX PLL IP parameter editors. Enables soft registers for reading status signals and writing control signals on the PHY /PLL interface through the ADME or reconfiguration interface.
<b>Enable PRBS soft accumulators</b>	On / Off	Available in Native PHY IP parameter editor only. Enables soft logic to perform PRBS bit and error accumulation when using the hard PRBS generator and checker.
<b>Configuration file prefix</b>	User-specified	Available in Native PHY and TX PLL IP parameter editors. Specifies the file prefix used for generating configuration files. Use a unique prefix for configuration files for each variant of the Native PHY and PLL.
<b>Generate SystemVerilog package file</b>	On / Off	Available in Native PHY and TX PLL IP parameter editors. Creates a SystemVerilog package file that contains the current configuration data values for all reconfiguration addresses. Disabled by default.
<b>Generate C header file</b>	On / Off	Available in Native PHY and TX PLL IP parameter editors. Creates a C header file that contains the current configuration data values for all reconfiguration addresses. Disabled by default.
<i>continued...</i>		



Parameter	Value	Description
<b>Generate MIF (Memory Initialize File)</b>	On / Off	Available in Native PHY and TX PLL IP parameter editors. Creates a MIF file that contains the current configuration data values for all reconfiguration addresses. Disabled by default.
<b>Enable multiple reconfiguration profiles</b>	On / Off	Available in Native PHY and Transmit PLL IP parameter editors only. Use the Parameter Editor to store multiple configurations. The parameter settings for each profile are tabulated in the Parameter Editor.
<b>Enable embedded reconfiguration streamer</b>	On / Off	Available in Native PHY and Transmit PLL IP parameter editors only. Embeds the reconfiguration streamer into the Native PHY/Transmit PLL IP cores and automates the dynamic reconfiguration process between multiple predefined configuration profiles.
<b>Generate reduced reconfiguration files</b>	On / Off	Available in Native PHY and Transmit PLL IP parameter editors only. Enables the Native PHY and Transmit PLL IP cores to generate reconfiguration files that contain only the attributes that differ between multiple profiles.
<b>Number of reconfiguration profiles</b>	1 to 8	Available in Native PHY and Transmit PLL IP parameter editors only. Specifies the number of reconfiguration profiles to support when multiple reconfiguration profiles are enabled.
<b>Selected reconfiguration profile</b>	0 to 7	Available in Native PHY and Transmit PLL IP parameter editors only. Selects which reconfiguration profile to store when you click <b>Store profile</b> .
<b>Store configuration to selected profile</b>	N/A	Available in Native PHY and Transmit PLL IP parameter editors only. Stores the current Native PHY and Transmit PLL parameter settings to the profile specified by the <b>Selected reconfiguration profile</b> parameter.
<b>Load configuration from selected profile</b>	N/A	Available in Native PHY and Transmit PLL IP parameter editors only. Loads the current Native PHY/Transmit PLL IP with parameter settings from the stored profile specified by the <b>Selected reconfiguration profile</b> parameter.
<b>Clear selected profile</b>	N/A	Available in Native PHY and Transmit PLL IP parameter editors only. Clears the stored Native PHY/Transmit PLL IP parameter settings for the profile specified by the <b>Selected reconfiguration profile</b> parameter. An empty profile defaults to the current parameter settings of the Native PHY/Transmit PLL. In other words, an empty profile reflects the Native PHY/Transmit PLL current parameter settings.
<b>Clear all profiles</b>	N/A	Available in Native PHY and Transmit PLL IP parameter editors only. Clears the Native PHY/Transmit PLL IP parameter settings for all the profiles.
<b>Refresh selected_profile</b>	N/A	Available in Native PHY and Transmit PLL IP parameter editors only. Equivalent to clicking the <b>Load configuration from selected profile</b> and <b>Store configuration to selected profile</b> buttons in sequence. This operation loads the parameter settings from stored profile specified by the <b>Selected reconfiguration profile</b> parameter and then stores the parameters back to the profile.

**Related Links**

- [Calibration](#) on page 377  
Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.
- [Arbitration](#) on page 349
- [Embedded Debug Features](#) on page 371





- [Changing PMA Analog Parameters](#) on page 362  
You can use the reconfiguration interface on the Transceiver Native PHY IP core to change the value of PMA analog features.

## 6.14 Dynamic Reconfiguration Interface Merging Across Multiple IP Blocks


Dynamic reconfiguration interfaces may need to be shared between multiple IP blocks to maximize transceiver channel utilization. The Native PHY provides the ability to create channels that are either simplex or duplex instances. However, each physical transceiver channel in Stratix 10 devices is fully duplex.

You can share the reconfiguration interfaces across different IP blocks by manually making a QSF assignment. There are two cases where a dynamic reconfiguration interface might need to be shared between multiple IP blocks:

- Independent instances of simplex receivers and transmitters in the same physical location
- Separate CMU PLL and TX channel in the same physical location


The following example shows one Native PHY IP instance of a TX-only channel and another instance of an RX-only channel.

**Figure 228. Independent Instances of Simplex TX/RX in the Same Physical Location**



The following example shows one Native PHY IP instance of a TX-only channel and an instance of a CMU PLL.

**Figure 229. Separate CMU PLL and TX Channel in the Same Physical Location**





### Rules for Merging Reconfiguration Interfaces Across Multiple IP Cores

To merge reconfiguration interfaces across multiple IP blocks, you must follow these rules:

1. The control signals for the reconfiguration interfaces of the IP blocks must be driven by the same source. The `reconfig_clk`, `reconfig_reset`, `reconfig_write`, `reconfig_read`, `reconfig_address`, and `reconfig_writedata` ports of the two interfaces to be merged must be driven from the same source.
2. You must make a QSF assignment to manually specify which two reconfiguration interfaces are to be merged.
  - a. Use the **XCVR\_RECONFIG\_GROUP** assignment.
  - b. Set the **To** field of the assignment to either the reconfiguration interfaces of the instances to be merged or to the pin names. The reconfiguration interface has the string **ct1\_hssi\_avmm1\_if\_inst**.
  - c. Assign the two instances to be merged to the same reconfiguration group.

You cannot merge multiple reconfiguration interfaces when ADME, optional reconfiguration logic, or embedded reconfiguration streamer are enabled in the Native PHY IP core.<sup>30</sup>

You cannot merge the TX and RX channels when the **Shared reconfiguration interface** parameter is enabled in the Native PHY IP core Parameter Editor. You can merge channels only if the reconfiguration interfaces are independent.

Refer to the following two examples to merge reconfiguration interfaces.

#### Example 2. Using reconfiguration interface names

This example shows how to merge a transmit-only Native PHY instance with a receive-only instance using the reconfiguration interface names. These instances are assigned to reconfiguration group 0.

For Native PHY 0—transmit-only instance:

```
set_instance_assignment -name XCVR_RECONFIG_GROUP 0 -to topdesign:topdesign_inst |  
<TX only instance name>*ct1_hssi_avmm1_if_inst*
```

For Native PHY 1—receive-only instance to be merged with Native PHY 0:

```
set_instance_assignment -name XCVR_RECONFIG_GROUP 0 -to topdesign:topdesign_inst |  
<RX only instance name>*ct1_hssi_avmm1_if_inst*
```

#### Example 3. Using pin names

This example shows how to merge a transmit-only Native PHY instance with a receive-only instance using pin names. These instances are assigned to reconfiguration group 1.

---

<sup>30</sup> Please refer to *Calibration* section on how to calibrate when those features are not available.



For Native PHY 0—transmit-only instance:

```
set_instance_assignment -name XCVR_RECONFIG_GROUP 1 -to tx[0]
```

For Native PHY 1—receive-only instance to be merged with Native PHY 0:

```
set_instance_assignment -name XCVR_RECONFIG_GROUP 1 -to rx[0]
```

### Related Links

[Calibration](#) on page 377

Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.

## 6.15 Embedded Debug Features

The Stratix 10 Transceiver Native PHY, ATX PLL, fPLL, and CMU PLL IP cores provide the following optional debug features to facilitate embedded test and debug capability:

- Altera Debug Master Endpoint (ADME)
- Optional Reconfiguration Logic

### 6.15.1 Altera Debug Master Endpoint (ADME)

The ADME is a JTAG-based Avalon Memory-Mapped (Avalon-MM) master that provides access to the transceiver and PLL registers through the system console. You can enable ADME using the **Enable Altera Debug Master Endpoint** option available under the **Dynamic Reconfiguration** tab in the Native PHY and PLL IP cores. When using ADME, the Quartus Prime software inserts the debug interconnect fabric to connect with USB, JTAG, or other net hosts. Select the **Share Reconfiguration Interface** parameter when the Native PHY IP instance has more than one channel.

When you enable ADME in your design, you must:

- connect an Avalon-MM master to the reconfiguration interface.
- OR connect the `reconfig_clk`, `reconfig_reset` signals and ground the `reconfig_write`, `reconfig_read`, `reconfig_address` and `reconfig_write` data signals of the reconfiguration interface. If the reconfiguration interface signals are not connected appropriately, there will be no clock or reset for the ADME and ADME will not function as expected.

*Note:* You cannot merge multiple reconfiguration interfaces when ADME is enabled.

### 6.15.2 Optional Reconfiguration Logic

The Stratix 10 Transceiver Native PHY, ATX PLL, fPLL, and CMU PLL IP cores contain soft logic for debug purposes known as the Optional Reconfiguration Logic. This soft logic provides a set of registers that enable you to determine the state of the Native PHY and PLL IP cores.

You can enable the following optional reconfiguration logic options in the transceiver Native PHY and PLL IP cores:



- Capability registers
- Control and status registers
- PRBS Soft Accumulators

### 6.15.2.1 Capability Registers

The capability registers provide high level information about the transceiver channel and PLL configuration.

The capability registers capture a set of chosen capabilities of the PHY and PLL that cannot be reconfigured.

### 6.15.2.2 Control and Status Registers

Control and status registers are optional registers that memory-map some of the status outputs from and control inputs to the Native PHY and PLL.

Refer to *Stratix 10 Transceiver Register Map* for details on Control and Status registers and PRBS Soft accumulators.

### 6.15.2.3 PRBS Soft Accumulators

Enables soft logic to perform PRBS bit and error accumulation when using the hard PRBS generator and checker.

The Stratix 10 transceivers contain hardened data generators and checkers to provide a simple and easy way to verify and characterize high speed links. Hardening the data generators and verifiers saves FPGA fabric logic resources. The pattern generator block supports the following pattern:

- Pseudo Random Binary Sequence (PRBS)

The pattern generators and checkers are supported only for non-bonded channels.

PRBS soft accumulators are word-based counters. The value read from the PRBS soft accumulators represents the number of words counted. Therefore, to obtain the total accumulated bits, you must multiply the value read from the accumulated bits passed through the count [49:0] registers with the width of the PCS-PMA interface. For accumulated error count [49:0] registers, it counts 1 as long as there are bit errors in a word (either one bit in a word is erroneous or all the bits in a word are erroneous). Because of this, the accumulated error count [49:0] registers do not provide absolute bit errors counted. For each count, the absolute bit errors could range from one to the width of the PCS-PMA interface.

#### 6.15.2.3.1 Using PRBS Data Pattern Generator and Verifier

Use the Stratix 10 PRBS generator and verifier to simulate traffic and easily characterize high-speed links without fully implementing any upper protocol stack layer. The PRBS generator generates a self-aligning pattern and covers a known number of unique sequences. Because the PRBS pattern is generated by a Linear Feedback Shift Register (LFSR), the next pattern can be determined from the previous pattern. When the PRBS verifier receives a portion of the received pattern, it can generate the next sequence of bits to verify whether the next data sequence received is correct.



The PRBS generator and verifier are shared between the Standard and Enhanced datapaths through the PCS. Therefore, they have only one set of control signals and registers. The data lines from the various PCSs and shared PRBS generator are MUXed before they are sent to the PMA. When the PRBS generator is enabled, the data on the PRBS data lines is selected to be sent to the PMA. Either the data from the PCS or the data generated from the PRBS generator can be sent to the PMA at any time.

**Note:** You must save the settings of the registers corresponding to the PRBS generators and checkers before enabling them if you want to disable them later. To disable the PRBS generators and checkers, write the original values back into the read-modify-write addresses.

The PRBS generator and verifier can be configured for two widths of the PCS-PMA interface: 10 bits and 64 bits. PRBS9 is available in both 10-bit and 64-bit PCS-PMA widths. All other PRBS patterns are available in 64-bit PCS-PMA width only. The PRBS generator and verifier patterns can only be used when the PCS-PMA interface width is configured to 10 bits or 64 bits. For any other PCS-PMA width, to ensure the correct clocks are provided to the PRBS blocks you must first reconfigure the width to either 10 or 64 bits before using the PRBS generator and verifier. For example, when the transceiver is configured to a 20-bit PCS/PMA interface, you must first reconfigure the PCS-PMA width to 10 bits before setting up the PRBS generator and verifier. The PRBS setup will not automatically change the PCS/PMA width.

The 10-bit PCS-PMA width for PRBS9 is available for lower frequency testing. You can configure PRBS9 in either 10-bit or 64-bit width, based on the data rate. The FPGA fabric-PCS interface must run in the recommended speed range of the FPGA core. Therefore, you must configure PRBS9 in one of the two bit width modes, so that the FPGA fabric-PCS interface parallel clock runs in this operating range.

Examples:

- If you want to use PRBS9 and the data rate is 2.5 Gbps, you can use the PRBS9 in 10-bit mode (PCS-PMA width = 10). In this case, the parallel clock frequency = Data rate / PCS-PMA width = 2500 Mbps/10 = 250 MHz.
- If you want to use PRBS9 and the data rate is 6.4 Gbps, you can use the PRBS9 in 64-bit mode (PCS-PMA width = 64). In this case, the parallel clock frequency = Data rate / PCS-PMA width = 6400 Mbps/64 = 100 MHz.
- If you want to use PRBS9 and the data rate is 12.5 Gbps, you can use the PRBS9 in 64 bit mode (PCS-PMA width = 64). In this case, the parallel clock frequency = Data rate / PCS-PMA width = 12500 Mbps/64 = 195.3125 MHz.

**Table 153. PRBS Supported Polynomials and Data Widths**

Use the 10-bit mode of PRBS9 when the data rate is lower than 3 Gbps.

Pattern	Polynomial	64-Bit	10-Bit
PRBS7	$G(x) = 1 + x^6 + x^7$	X	
PRBS9	$G(x) = 1 + x^5 + x^9$	X	X
PRBS15	$G(x) = 1 + x^{14} + x^{15}$	X	
PRBS23	$G(x) = 1 + x^{18} + x^{23}$	X	
PRBS31	$G(x) = 1 + x^{28} + x^{31}$	X	

The PRBS verifier has the following control and status signals available to the FPGA fabric:



- `rx_prbs_done`—Indicates the PRBS sequence has completed one full cycle. It stays high until you reset it with `rx_prbs_err_clr`.
- `rx_prbs_err`—Goes high if an error occurs. This signal is pulse-extended to allow you to capture it in the RX FPGA CLK domain.
- `rx_prbs_err_clr`—Used to reset the `rx_prbs_err` signal.

Enable the PRBS verifier control and status ports through the Native PHY IP Parameter Editor in the Quartus Prime software.

Use the PRBS soft accumulators to count the number of accumulated bits and errors when the hard PRBS blocks are used. For more information about using the accumulators and reading the error values, refer to the *PRBS Soft Accumulators* section.

**Note:** You must reconfigure the EMIB when enabling/disabling the PRBS generators/ and checkers. Refer to the "Stratix 10 Register map" for more details.

### 6.16 Timing Closure Recommendations


Intel recommends that you enable the multiple reconfiguration profiles feature in the Native PHY IP core if any of the modified or target configurations involve changes to PCS settings. Using multiple reconfiguration profiles is optional if the reconfiguration involves changes to only PMA settings such as PLL switching, CGB divider switching, and `refclk` switching.

When performing a dynamic reconfiguration, you must:

- Include constraints to create the extra clocks for all modified or target configurations at the PCS-FPGA fabric interface. Clocks for the base configuration are created by the Quartus Prime software. These clocks enable the Quartus Prime Pro Edition to perform static timing analysis for all the transceiver configurations and their corresponding FPGA fabric core logic blocks.
- Include the necessary false paths between the PCS – FPGA fabric interface and the core logic.

For example, you can perform dynamic reconfiguration to switch the datapath from Standard PCS to Enhanced PCS using the multiple reconfiguration profiles feature. In the following example, the base configuration uses the Standard PCS (data rate = 1.25 Gbps, PCS-PMA width = 10) and drives core logic A in the FPGA fabric. The target or modified configuration is configured to use the Enhanced PCS (data rate = 12.5 Gbps, PCS-PMA width = 64) and drives core logic B in the FPGA fabric.

Figure 230. Using Multiple Reconfiguration Profiles



In the above example, you must

- create the `tx_clkout` clock that is used to clock the core logic B in the FPGA fabric.
- create the `rx_clkout` clock that is used to clock the core logic B in the FPGA fabric.
- Based on how the clocks are connected in the design, you might have to include additional constraints to set false paths from the registers in the core logic to the clocks. For example,

```
set_false_path -from [get_clocks {tx_clkout_enh}] -to [get_registers <Core Logic A>]
```

```
set_false_path -from [get_clocks {rx_clkout_enh}] -to [get_registers <Core Logic A>]
```

```
set_false_path -from [get_clocks {tx_clkout}] -to [get_registers <Core Logic B>]
```

```
set_false_path -from [get_clocks {rx_clkout}] -to [get_registers <Core Logic B>]
```

## 6.17 Unsupported Features

The following features are not supported by either the Transceiver Native PHY IP core or the PLL IP reconfiguration interface:



- Reconfiguration from a bonded configuration to a non-bonded configuration, or vice versa
- Reconfiguration from a bonded protocol to another bonded protocol
- Reconfiguration from PCIe (with Hard IP) to PCIe (without Hard IP) or non-PCIe bonded protocol switching
- Switching between bonding schemes, such as xN to feedback compensation
- Master CGB reconfiguration
- Switching between two master CGBs
- Serialization factor changes on bonded channels
- TX PLL switching on bonded channels
- Reconfiguration between FIFO modes

*Note:* Transceiver Native PHY IP non-bonded configuration to another Transceiver Native PHY IP non-bonded configuration is supported.

## 6.18 Transceiver Register Map

The transceiver register map provides a list of available PCS, PMA, EMIB and PLL addresses that are used in the reconfiguration process.

Use the register map in conjunction with a transceiver configuration file generated by the Stratix 10 Native PHY/Transmit PLL IP core. This configuration file includes details about the registers that are set for a specific transceiver configuration. Do not use the register map to locate and modify specific registers in the transceiver. Doing so may result in an illegal configuration. Refer to a valid transceiver configuration file for legal register values and combinations.





## 7 Calibration

---

Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Stratix 10 transceivers use hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.

Power-up Calibration and User Recalibration are the main types of calibration.

- Power-up calibration occurs automatically at device power-up. It runs during device configuration.
- If you perform dynamic reconfiguration, then you must perform User Recalibration. In this case, you are responsible for enabling the required calibration sequence.

Stratix 10 devices use the `OSC_CLK_1` pin to provide the transceiver calibration clock source. You must provide a 25-, 100-, or 125-MHz free running and stable clock to `OSC_CLK_1`. There is a PLL inside the FPGA that receives the clock from `OSC_CLK_1` and provides a 200-MHz calibration clock to PreSICE. All reference clocks driving transceiver PLLs (ATX PLL, fPLL, CDR/CMU PLL) must be stable and free running at the start of FPGA configuration. For more information about `OSC_CLK_1` pin requirements, refer to the *Stratix 10 GX and SX Device Family Pin Connection Guidelines*.

### Related Links

[Stratix 10 GX and SX Device Family Pin Connection Guidelines](#)

## 7.1 Reconfiguration Interface and Arbitration with PreSICE Calibration Engine

In Stratix 10 devices, calibration is performed using the Precision Signal Integrity Calibration Engine (PreSICE). The PreSICE includes an Avalon-MM interface to access the transceiver channel and PLL programmable registers. This Avalon-MM interface includes a communication mechanism that enables you to request specific calibration sequences from the calibration controller.

The PreSICE Avalon-MM interface and user Avalon-MM reconfiguration interface both share an internal configuration bus. This bus is arbitrated to gain access to the transceiver channel and PLL programmable registers, and the calibration registers.

There are two ways to check which one has access to the internal configuration bus:

- Use the dynamic reconfiguration interface `reconfig_waitrequest`
- Use capability registers



The Native PHY IP core and PLL default setting is to use `reconfig_waitrequest`. When PreSICE controls the internal configuration bus, the `reconfig_waitrequest` from the internal configuration bus is high. When user access is granted, the `reconfig_waitrequest` signal from the internal configuration bus goes low.

To use capability registers to check bus arbitration:

1. Select **Enable dynamic reconfiguration** from the **Dynamic Reconfiguration** tab.
2. Select both the **Separate reconfig\_waitrequest from the status of AVMM arbitration with PreSICE** and **Enable control and status registers** options.

Reading the capability register 0x481[2] identifies what is controlling the channel access. Reading the capability register 0x480[2] identifies what is controlling the PLL access. When **Separate reconfig\_waitrequest from the status of AVMM arbitration with PreSICE** and **Enable control and status registers** are enabled, `reconfig_waitrequest` will not be asserted high when PreSICE controls the internal configuration bus.

To return the internal configuration bus to PreSICE:

- **Write 0x1 to offset address 0x0[7:0] if any calibration bit is enabled from offset address 0x100.**
- **Write 0x3 to offset address 0x0[7:0] if no calibration bit has been enabled from offset address 0x100.**

To check if the calibration process is running, do one of the following:

- Monitor the `pll_cal_busy`, `tx_cal_busy`, and `rx_cal_busy` Native PHY output signals.
- Read the `*_cal_busy` signal status from the capability registers.

The `*_cal_busy` signals remain asserted as long as the calibration process is running. To check whether or not calibration is complete, you can read the capability registers or check the `*_cal_busy` signals. The PMA `tx_cal_busy` and `rx_cal_busy` are from the same internal node, which cannot be separated from the hardware. The capability register 0x481[5:4] can enable or disable `tx_cal_busy` or `rx_cal_busy` individually. Using capability register 0x481[5:4] to isolate `tx_cal_busy` and `rx_cal_busy` is not supported in simplex TX and RX merging into a signal physical channel.

If you write 0x2 to 0x0 during calibration, PreSICE can stop the calibration process and return the internal configuration bus back to you.

### Related Links

[Avalon Interface Specifications](#)

## 7.2 Calibration Registers

The Stratix 10 transceiver PMA and PLLs include the following types of registers for calibration:



- Avalon-MM interface arbitration registers—enables you to request internal configuration bus access
- Calibration enable registers—provide a convenient way to recalibrate the PMA or PLL
- Capability registers—provide calibration and arbitration status updates through the Avalon-MM reconfiguration interface
- Rate switch flag registers—provide for RX PMA recalibration due to clock data recovery (CDR) rate changes

## 7.2.1 Avalon-MM Interface Arbitration Registers

**Table 154. Avalon-MM Interface Arbitration Registers**

Bit	Offset Address	Description
[0]	0x0 <sup>31</sup>	This bit arbitrates the control of the Avalon-MM interface. <ul style="list-style-type: none"> <li>• Set this bit to 0 to request control of the internal configuration bus by user.</li> <li>• Set this bit to 1 to pass the internal configuration bus control to PreSICE.</li> </ul>
[1]	0x0	This bit indicates whether or not calibration is done. This is the inverted <code>cal_busy</code> signal. You can write to this bit; however, if you accidentally write 0x0 without enabling any calibration bit in 0x100, PreSICE may not set this bit to 0x1, and <code>cal_busy</code> will remain high. Channel reset is triggered if <code>cal_busy</code> is connected to the reset controller. <ul style="list-style-type: none"> <li>• 0x1 = calibration complete</li> <li>• 0x0 = calibration not complete. The <code>cal_busy</code> signal is activated two clock cycles after you write 0x0 to this bit.</li> </ul>

**Note:** During calibration when `reconfig_waitrequest` is high, you can not read offset address 0x0. However, you can write 0x0 to offset address 0x0[0] to request bus access.

## 7.2.2 User Recalibration Enable Registers

### 7.2.2.1 Transceiver Channel Calibration Registers

**Table 155. Transceiver Channel PMA Calibration Enable Registers**

Bit	PMA Calibration Enable Register Offset Address 0x100
0	PMA RX calibration enable Set to 1 to enable calibration.
1	PMA TX calibration enable Set to 1 to enable calibration.

<sup>31</sup> The transceiver channel, ATX PLL, and fPLL use the same offset address.

### 7.2.2.2 Fractional PLL Calibration Registers

**Table 156. Fractional PLL Calibration Enable Registers**

Bit	fPLL Calibration Enable Register Offset Address 0x100
0	fPLL calibration enable Set to 1 to enable calibration.
1 to 7	Reserved

### 7.2.2.3 ATX PLL Calibration Registers

**Table 157. ATX PLL Calibration Enable Registers**

Bit	ATX PLL Calibration Enable Register Offset Address 0x100
0	ATX PLL calibration enable Set to 1 to enable calibration.
1 to 7	Reserved

During calibration when PreSICE is controlling the internal configuration bus, you cannot read from or write to calibration enable registers.

To enable calibration, you must perform a read-modify-write on offset address 0x100.

1. Read the offset address 0x100.
2. Keep the value from MSB[7:1] and set LSB[0] to 1.
3. Write the new value to the offset address 0x100.

## 7.2.3 Capability Registers

Capability registers allow you to read calibration status through the Avalon-MM reconfiguration interface. They are soft logic and reside in the FPGA fabric.

Reading capability registers does not require bus arbitration. You can read them during the calibration process.


To use capability registers to check calibration status, you must enable the capability registers when generating the Native PHY or PLL IP cores. To enable the capability registers, select the **Enable capability registers** option in the **Dynamic Reconfiguration** tab.

The `tx_cal_busy` and `rx_cal_busy` signals from the hard PHY are from the same hardware and will change state (high/low) concurrently during calibration. The register bits 0x481[5:4] are defined to solve this issue. This prevents a TX channel being affected by RX calibration, or an RX channel being affected by TX calibration. If you want `rx_cal_busy` unchanged during the TX calibration, you must set 0x481[5] to 0x0 before returning the bus to PreSICE. The channel RX will not be reset due to the TX calibration. If you want `tx_cal_busy` unchanged during the RX calibration, you must set 0x481[4] to 0x0 before returning the bus to PreSICE. The channel TX will not be reset due to the RX calibration. If you accidentally write 0x00 to 0x481[5:4], the `tx_cal_busy` or `rx_cal_busy` output ports will never be activated to high. Neither of the 0x481[1:0] registers will go high either. This feature cannot be enabled when channel merging is involved or when a TX simplex and a RX simplex are merged into a single physical channel.

## Rules to Build Customized Gating Logic to Separate tx\_cal\_busy and rx\_cal\_busy signals

**Figure 231. An Example of an AND Gate used as Customized Logic**

The customized gates shown in the following figure are an example and not a unique solution



The capability register is not available for merging a Simplex TX and a Simplex RX signal into the same physical channel. The tx\_cal\_busy\_out and rx\_cal\_busy\_out signals share the same port. So, you should build customized gating logic to separate them.

- The tx\_cal\_busy\_out\_en signal enables the tx\_cal\_busy output.
- The rx\_cal\_busy\_out\_en signal enables the rx\_cal\_busy output.
- At power up, tx\_cal\_busy\_out\_en and rx\_cal\_busy\_out\_en should be set to "1".
- At normal operation:
  - When the RX is calibrating, setting tx\_cal\_busy\_out\_en to "0" and rx\_cal\_busy\_out\_en to "1" disables tx\_cal\_busy, so the TX does not reset while RX is calibrating.
  - When the TX is calibrating, setting rx\_cal\_busy\_out\_en to "0" and tx\_cal\_busy\_out\_en to "1" disables rx\_cal\_busy, so the RX does not reset while TX is calibrating.

You can use the PMA 0x481[2] register to check bus arbitration through the Avalon-MM reconfiguration interface. This feature is available whether or not **Separate reconfig\_waitrequest from the status of AVMM arbitration with PreSICE** is enabled in the **Dynamic Reconfiguration** tab. The ATX PLL and fPLL use the 0x480[2] register for bus arbitration status.

**Table 158. PMA Capability Registers for Calibration Status**

Bit	Description
0x481[5]	PMA channel rx_cal_busy output enable. The power up default value is 0x1. 0x1: The rx_cal_busy output and 0x481[1] are asserted high whenever PMA TX or RX calibration is running. 0x0: The rx_cal_busy output or 0x481[1] will never be asserted high.
0x481[4]	PMA channel tx_cal_busy output enable. The power up default value is 0x1.

*continued...*



Bit	Description
	0x1: The tx_cal_busy output and 0x481[0] are asserted high whenever PMA TX or RX calibration is running. 0x0: The tx_cal_busy output or 0x481[0] will never be asserted high.
0x481[2]	PreSICE Avalon-MM interface control. This register is available to check who controls the bus, no matter if, separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE is enabled or not. 0x1: PreSICE is controlling the internal configuration bus. 0x0: The user has control of the internal configuration bus.
0x481[1]	PMA channel rx_cal_busy active high 0x1: PMA RX calibration is running 0x0: PMA RX calibration is done
0x481[0]	PMA channel tx_cal_busy active high 0x1: PMA TX calibration is running 0x0: PMA TX calibration is done

**Table 159. ATX PLL Capability Registers for Calibration Status**

Bit	Description
0x480[2]	PreSICE Avalon-MM interface control. This register is available to check who controls the bus, no matter if, separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE is enabled or not. 0x1: PreSICE is controlling the internal configuration bus. 0x0: The user has control of the internal configuration bus.
0x480[1]	ATX PLL pll_cal_busy 0x1: ATX PLL calibration is running 0x0: ATX PLL calibration is done

**Table 160. fPLL Capability Registers for Calibration Status**

Bit	Description
0x480[2]	PreSICE Avalon-MM interface control 0x1: PreSICE is controlling the internal configuration bus. This register is available to check who controls the bus, no matter if, separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE is enabled or not. 0x0: The user has control of the internal configuration bus.
0x480[1]	fPLL pll_cal_busy 0x1: fPLL calibration is running 0x0: fPLL calibration is done

### 7.2.4 Rate Switch Flag Register

The rate switch flag is for clock data recovery (CDR) charge pump calibration. Each SOF has CDR default charge pump settings. After power up, these settings are loaded into the PreSICE memory space. After power up, these settings are loaded into the PreSICE memory space. If you stream in a whole new memory initialization file (.MIF), the charge pump settings are stored into the Avalon-MM reconfiguration space. During RX PMA calibration (including CDR), PreSICE needs to know which set of CDR charge pump setting to use.



If you set  $0x166[7] = 0x1$ , PreSICE assumes the setting in its memory space is still valid. If after a rate change you set  $0x166[7]=0x0$ , PreSICE uses the setting from the Avalon-MM reconfiguration register. The rate switch flag only tells PreSICE where to obtain the CDR charge pump settings for CDR calibration. The rate switch flag should be used only when there is a rate change.

Multiple MIF files are required for rate change and reconfiguration. When the CDR charge pump setting registers  $0x139[7]$  and  $0x133[7:5]$  in the new MIF you want to stream in are different from the previous MIF, you must recalibrate with  $0x166[7] = 0x0$ . If you stream in the whole MIF, the  $0x166[7]$  will be set to the correct value inside the MIF. If you stream in a reduced MIF, you must check whether or not CDR charge pump setting registers  $0x139[7]$  and  $0x133[7:5]$  are inside the reduced MIF. If the reduced MIF has these updated registers, you must set register  $0x166[7]=0x0$ . If the reduced MIF does not include these updated registers, you need to set  $0x166[7]=0x1$ .

**Table 161. Rate Switch Flag Register for CDR Calibration**

Bit	Description
$0x166[7]$	Rate switch flag register. Power up default value is $0x1$ . $0x1$ , PreSICE uses the default CDR charge pump bandwidth from the default memory space. $0x0$ , PreSICE uses the CDR charge pump bandwidth setting from the DPRIO register space.

### 7.3 Power-up Calibration


After the device is powered up and programmed, PreSICE automatically initiates the calibration process. The calibration process may continue during device programming. The time required to complete the calibration process after device power-up can vary by device. The total time taken can extend into the user-mode. All `*_cal_busy` signals are high after device power up. These `*_cal_busy` signals are de-asserted by PreSICE at the completion of the calibration process. You must ensure that the transceiver reset sequence in your design waits for the calibration to complete before resetting the transceiver PLLs and the transceiver channels.

The PreSICE may still control the internal configuration bus even after power-up calibration is complete. Intel recommends that you wait until all `*_cal_busy` signals are low before requesting any access.

All power-up calibration starts from the clock network regulator and voltage regulator calibration for all banks and channels.

**Figure 232. Power-up Calibration Sequence for Non-PCIe Hard IP (HIP) Channels**

For applications not using PCIe Hard IP, the power-up calibration is processed in the sequence shown here.




For applications using both PCIe Hard IP and non-PCIe channels, the power-up calibration sequence is:

1. Clock network calibration for all tiles.
2. Voltage regulator calibration for all banks, channels, and PLLs.
3. Wait for PCIe reference clocks to toggle.
4. PCIe HIPO calibration (if used).
5. PCIe HIP1calibration (if used).
6. Calibration of all non-PCIe Hard IP channels in the calibration sequence.





Figure 233. Power-up Calibration Sequence for PCIe Hard IP and non-PCIe Channels



## 7.4 User Recalibration

You must recalibrate the transceivers or the PLLs for following use conditions:



- After reconfiguring the transceiver channel or the PLLs, especially after a rate change. If you use CDR CMU as a TX PLL, you must recalibrate the TX PMA of the channel which uses the CDR CMU as a TX PLL.
- Recalibrate the fPLL if the fPLL is connected as a second PLL (downstream cascaded PLL). This is important especially if the first fPLL output clock is not stable (second fPLL reference clock).
- For ATX PLL or fPLL used to drive PLL feedback compensation bonding, recalibrate the PLL after power up calibration.

Power up calibration calibrates all PLLs and transceiver channels used in your application. User recalibration is required if the following conditions are met:

- During device power up, `OSC_CLK_1` is asserted and running stable, but the transceiver reference clock remains de-asserted until after the power up process is complete.
- During device power up, `OSC_CLK_1` and the transceiver reference clock are asserted and running stable. When the device power up process is complete, the transceiver reference clock changes frequency. When this happens, either the transceiver reference clock could become unstable or your application requires a different transceiver reference clock during normal operation, which could cause a data rate change.
- After device power up in normal operation, you reconfigure the transceiver data rate.
- If you use the CDR CMU as a TX PLL, you must recalibrate the TX PMA of the channel which uses the CDR CMU as a TX PLL.
- If you recalibrate the TX PLL due to an unstable reference clock during power up calibration, you must recalibrate the PMA TX after TX PLL recalibration.
- If the TX PLL and CDR share the same reference clock which is unstable during power up calibration, you must recalibrate the TX PLL, PMA TX and PMA RX. The PMA RX calibration includes CDR calibration.

You must also reset the transceivers after performing a user recalibration. For example, if you perform a data rate auto-negotiation that involves PLL reconfiguration and PLL and channel interface switching, then you must reset the transceivers.

The proper reset sequence is required after calibration. Intel recommends you use the Stratix 10 Transceiver Reset Controller IP which has `tx_cal_busy` and `rx_cal_busy` inputs and follow Intel's recommended reset sequence. You need to connect `tx_cal_busy` and `rx_cal_busy` from the Native PHY IP core outputs to the reset controller inputs in your design. Reset upon calibration is automatically processed when you perform user recalibration.

You can initiate the recalibration process by writing to the specific recalibration registers. You must enable capability registers when generating the Native PHY IP or PLL IP cores to have access to the 0x480 or 0x481 registers.

You can initiate the recalibration process by writing to the specific recalibration registers. You must also reset the transceivers after performing user recalibration. For example, if you perform data rate auto-negotiation that involves PLL reconfiguration, and PLL and channel interface switching, then you must reset the transceivers.



The proper reset sequence is required after calibration. Intel recommends you use the Stratix 10 Transceiver Reset Controller IP which has `tx_cal_busy` and `rx_cal_busy` inputs and follow Intel's recommended reset sequence. You need to connect `tx_cal_busy` and `rx_cal_busy` from the Native PHY IP core outputs to the reset controller inputs in your design. Reset upon calibration is automatically processed when you perform user recalibration.

Follow these steps to perform user recalibration:

1. Request internal configuration bus user access to the calibration registers by writing 0x2 to offset address 0x0[7:0].
2. Wait for `reconfig_waitrequest` to be deasserted (logic low). Or wait until capability register of PreSICE Avalon-MM interface control =0x0
3. Set the required calibration enable bits by doing Read-Modify-Write the proper value to offset address 0x100. You must set 0x100[6] to 0x0 when you enable any PMA channel calibration.
4. Set rate switch flag register for PMA calibration, skip this step for ATX PLL and fPLL calibration.
  - Read-Modify-Write 0x1 to offset address 0x166[7] if no CDR rate switch.
  - Read-Modify-Write 0x0 to offset address 0x166[7] if switched rate with different CDR bandwidth setting.
5. Set the proper value to capability register 0x481[5:4] for PMA calibration to enable/disable `tx_cal_busy` or `rx_cal_busy` output.
  - To enable `rx_cal_busy`, Read-Modify-Write 0x1 to 0x481[5].
  - To disable `rx_cal_busy`, Read-Modify-Write 0x0 to 0x481[5].
  - To enable `tx_cal_busy`, Read-Modify-Write 0x1 to 0x481[4].
  - To disable `tx_cal_busy`, Read-Modify-Write 0x0 to 0x481[4].
6. Release the internal configuration bus to PreSICE to perform recalibration by writing 0x1 to offset address 0x0[7:0]. Recalibration is in progress until the `cal_busy` signals are deasserted (logic low).
7. Periodically check the `*cal_busy` output signals or read the capability registers to check `*cal_busy` status until calibration is complete.

### Related Links

[Recommended Reset Sequence](#) on page 274

## 7.4.1 Recalibrating a Duplex Channel (both PMA TX and PMA RX)

*Note:* Address refers to the channel offset address.

1. Perform a direct write of 0x02 to the channel offset address 0x00 to request access to the internal configuration bus. Do not use a read-modify-write (RMW) operation.
2. Read the channel offset address 0x481[2] to see whether or not it is set to 0.



- You have control when  $0x481[2] = 0x0$ .
  - PreSICE has control when  $0x481[2] = 0x1$ .
3. Perform a RMW operation on  $0x03$  with mask  $0x43$  to address  $0x100$ . This sets the PMA TX and PMA RX calibration enable bit.
  4. Set the rate switch flag register for PMA RX calibration.
    - If no CDR rate switch is done, perform a RMW operation on  $0x80$  with mask  $0x80$  to address  $0x166$ .
    - If a CDR rate switch is done, perform a RMW operation on  $0x00$  with mask  $0x80$  to address  $0x166$ .
  5. Perform a RMW operation on  $0x01$  with mask  $0xFF$  to address  $0x00$ . This lets the PreSICE perform the calibration.
  6. Loop read  $0x481[1:0]$  until you see both bits become  $0x0$ .
    - PMA RX calibration is complete when  $0x481[1] = 0x0$ .
    - PMA TX calibration is complete when  $0x481[0] = 0x0$ .

### 7.4.2 Recalibrating the PMA RX Only in a Duplex Channel

*Note:* Address refers to the channel offset address.

1. Perform a direct write of  $0x02$  to the channel offset address  $0x00$  to request access to the internal configuration bus. Do not use a read-modify-write (RMW) operation.
2. Read the channel offset address  $0x481[2]$  to see whether or not it is set to 0.
  - You have control when  $0x481[2] = 0x0$ .
  - PreSICE has control when  $0x481[2] = 0x1$ .
3. Perform a RMW operation on  $0x00$  with mask  $0x10$  to address  $0x481$ . This sets bit 4 to 0 to mask out `tx_cal_busy`.
4. Perform a RMW operation on  $0x01$  with mask  $0x41$  to address  $0x100$ . This sets the PMA RX calibration enable bit.
5. Set the rate switch flag register for PMA RX calibration.
  - If no CDR rate switch is done, perform a RMW operation on  $0x80$  with mask  $0x80$  to address  $0x166$ .
  - If a CDR rate switch is done, perform a RMW operation on  $0x00$  with mask  $0x80$  to address  $0x166$ .
6. Perform a RMW operation on  $0x01$  with mask  $0xFF$  to address  $0x00$ . This lets the PreSICE perform the calibration.
7. Loop read  $0x481[1]$  until you see it become  $0x0$ .
  - PMA RX calibration is complete when  $0x481[1] = 0x0$ .
8. Perform a RMW operation on  $0x10$  to address  $0x481$ . This sets bit 4 to  $0x1$  to enable `tx_cal_busy`.

### 7.4.3 Recalibrating the PMA TX Only in a Duplex Channel

*Note:* Address refers to the channel offset address.



1. Perform a direct write of 0x02 to the channel offset address 0x00 to request access to the internal configuration bus. Do not use a read-modify-write (RMW) operation.
2. Read the channel offset address 0x481[2] to see whether or not it is set to 0.
  - You have control when 0x481[2] = 0x0.
  - PreSICE has control when 0x481[2] = 0x1.
3. Perform a RMW operation on 0x00 with mask 0x20 to address 0x481. This sets bit 5 to 0 to mask out `rx_cal_busy`.
4. Perform a RMW operation on 0x02 with mask 0x42 to address 0x100. This sets the PMA TX calibration enable bit.
5. Perform a RMW operation on 0x01 with mask 0xFF to address 0x00. This lets the PreSICE perform the calibration.
6. Loop read 0x481[0] until you see it become 0x0.
  - PMA TX calibration is complete when 0x481[0] = 0x0.
7. Perform a RMW operation on 0x20 to address 0x481. This sets bit 5 to 0x1 to enable `rx_cal_busy`.

#### 7.4.4 Recalibrating a PMA Simplex RX without a Simplex TX Merged into the Same Physical Channel

*Note:* Address refers to the simplex RX channel offset address.

1. Perform a direct write of 0x02 to the channel offset address 0x00 to request access to the internal configuration bus. Do not use a read-modify-write (RMW) operation.
2. Read the channel offset address 0x481[2] to see whether or not it is set to 0.
  - You have control when 0x481[2] = 0x0.
  - PreSICE has control when 0x481[2] = 0x1.
3. Perform a RMW operation on 0x00 with mask 0x10 to address 0x481. This sets bit 4 to 0 to mask out `tx_cal_busy`.
4. Perform a RMW operation on 0x01 with mask 0x41 to address 0x100. This sets the PMA RX calibration enable bit.
5. Set the rate switch flag register for PMA RX calibration.
  - If no CDR rate switch is done, perform a RMW operation on 0x80 with mask 0x80 to address 0x166.
  - If a CDR rate switch is done, perform a RMW operation on 0x00 with mask 0x80 to address 0x166.
6. Perform a RMW operation on 0x01 with mask 0xFF to address 0x00. This lets the PreSICE perform the calibration.
7. Loop read 0x481[1] until you see it become 0x0.
  - PMA RX calibration is complete when 0x481[1] = 0x0.
8. Perform a RMW operation on 0x10 to address 0x481. This sets bit 4 to 0x1 to enable `tx_cal_busy`.



### 7.4.5 Recalibrating a PMA Simplex TX without a Simplex RX Merged into the Same Physical Channel

**Note:** Address refers to the simplex TX channel offset address.

1. Perform a direct write of 0x02 to the channel offset address 0x00 to request access to the internal configuration bus. Do not use a read-modify-write (RMW) operation.
2. Read the channel offset address 0x481[2] to see whether or not it is set to 0.
  - You have control when 0x481[2] = 0x0.
  - PreSICE has control when 0x481[2] = 0x1.
3. Perform a RMW operation on 0x00 with mask 0x20 to address 0x481. This sets bit 5 to 0 to mask out `rx_cal_busy`.
4. Perform a RMW operation on 0x02 with mask 0x42 to address 0x100. This sets the PMA TX calibration enable bit.
5. Perform a RMW operation on 0x01 with mask 0xFF to address 0x00. This lets the PreSICE perform the calibration.
6. Loop read 0x481[0] until you see it become 0x0.
  - PMA TX calibration is complete when 0x481[0] = 0x0.
7. Perform a RMW operation on 0x20 with mask 0x20 to address 0x481. This sets bit 5 to 0x1 to enable `rx_cal_busy`.

### 7.4.6 Recalibrating Only a PMA Simplex RX in a Simplex TX Merged Physical Channel

**Note:** Address refers to the simplex RX channel offset address.

1. Perform a direct write of 0x02 to the channel offset address 0x00 to request access to the internal configuration bus. Do not use a read-modify-write (RMW) operation.
2. Check the `reconfig_waitrequest` signal from the channel Avalon-MM reconfiguration interface.
  - You have control when `reconfig_waitrequest` is low.
  - PreSICE has control when `reconfig_waitrequest` is high.
3. Set your design to mask out `tx_cal_busy`.
4. Perform a RMW operation on 0x01 with mask 0x41 to address 0x100. This sets the PMA RX calibration enable bit.
5. Set the rate switch flag register for PMA RX calibration.
  - If no CDR rate switch is done, perform a RMW operation on 0x80 with mask 0x80 to address 0x166.
  - If a CDR rate switch is done, perform a RMW operation on 0x00 with mask 0x80 to address 0x166.
6. Perform a RMW operation on 0x01 with mask 0xFF to address 0x00. This lets the PreSICE perform the calibration.



This activates `rx_cal_busy` and `reconfig_waitrequest` both high.

7. Loop check `rx_cal_busy` and `reconfig_waitrequest`.
  - PMA RX calibration is complete when `rx_cal_busy` is low.
  - PreSICE returns control to you when `reconfig_waitrequest` is low.
8. Set your design to remove the `tx_cal_busy` mask.

### 7.4.7 Recalibrating Only a PMA Simplex TX in a Simplex RX Merged Physical Channel

*Note:* Address refers to the simplex TX channel offset address.

1. Perform a direct write of 0x02 to the channel offset address 0x00 to request access to the internal configuration bus. Do not use a read-modify-write (RMW) operation.
2. Check the `reconfig_waitrequest` signal from the channel Avalon-MM reconfiguration interface.
  - You have control when `reconfig_waitrequest` is low.
  - PreSICE has control when `reconfig_waitrequest` is high.
3. Set your design to mask out `rx_cal_busy`.
4. Perform a RMW operation on 0x02 with mask 0x42 to address 0x100. This sets the PMA TX calibration enable bit.
5. Perform a RMW operation on 0x01 with mask 0xFF to address 0x00. This lets the PreSICE perform the calibration.  
This activates `tx_cal_busy` and `reconfig_waitrequest` both high.
6. Loop check `rx_cal_busy` and `reconfig_waitrequest`.
  - PMA RX calibration is complete when `rx_cal_busy` is low.
  - PreSICE returns control to you when `reconfig_waitrequest` is low.
7. Set your design to remove the `rx_cal_busy` mask.

### 7.4.8 Recalibrating the fPLL

*Note:* Address refers to the fPLL offset address.

1. Perform a direct write of 0x02 to the fPLL offset address 0x00 to request access to the internal configuration bus. Do not use a read-modify-write (RMW) operation.
2. Read the fPLL offset address 0x480[2] to see if it is 0.
  - You have control when `0x480[2] = 0x0`.
  - PreSICE has control when `0x480[2] = 0x1`.
3. Perform a RMW operation on 0x02 with mask 0x02 to address 0x100. This sets the fPLL calibration enable bit.
4. Perform a RMW operation on 0x01 with mask 0xFF to address 0x00. This lets the PreSICE perform the calibration.
5. Loop read 0x480[1] until you see it become 0x0.  
fPLL calibration is complete when `0x480[1] = 0x0`.

### 7.4.9 Recalibrating the ATX PLL

*Note:* Address refers to the ATX PLL offset address.

1. Perform a direct write of 0x02 to the ATX PLL offset address 0x00 to request access to the internal configuration bus. Do not use a read-modify-write (RMW) operation.
2. Read the ATX PLL offset address 0x480[2] to see if it is 0.
  - You have control when 0x480[2] = 0x0.
  - PreSICE has control when 0x480[2] = 0x1.
3. Perform a RMW operation on 0x01 with mask 0x01 to address 0x100. This sets the ATX PLL calibration enable bit.
4. Perform a RMW operation on 0x01 with mask 0xFF to address 0x00. This lets the PreSICE perform the calibration.
5. Loop read 0x480[1] until you see it become 0x0.  
ATX PLL calibration is complete when 0x480[0] = 0x0.

### 7.4.10 Recalibrating the CMU PLL when it is Used as a TX PLL

*Note:* Address refers to the simplex RX channel offset address.

1. Perform a direct write of 0x02 to the channel offset address 0x00 to request access to the internal configuration bus. Do not use a read-modify-write (RMW) operation.
2. Read the channel offset address 0x481[2] to see if it is 0.
  - You have control when 0x481[2] = 0x0.
  - PreSICE has control when 0x481[2] = 0x1.
3. Perform a RMW operation on 0x01 with mask 0x41 to address 0x100. This sets the PMA RX calibration enable bit.
4. Set the rate switch flag register for PMA RX calibration.
  - If no CDR rate switch is done, perform a RMW operation on 0x80 with mask 0x80 to address 0x166.
  - If a CDR rate switch is done, perform a RMW operation on 0x00 with mask 0x80 to address 0x166.
5. Loop read 0x481[1] until you see it become 0x0.  
CMU PLL calibration is complete when 0x481[1] = 0x0.





## 8 Document Revision History for Current Release

This section provides the revision history for the chapters in this user guide.

Chapter	Document Version	Changes Made
Stratix 10 H-Tile Transceiver PHY Overview	2017.03.08	Made the following changes: <ul style="list-style-type: none"> <li>Changed all the notes in the "GXT Channel Usage" section.</li> <li>Changed all the notes in the "PLL Direct Connect Clock Network" section.</li> </ul>
PLLs and Clock Networks	2017.03.08	Made the following changes: <ul style="list-style-type: none"> <li>Changed all the notes in the "Using the ATX PLL for GXT Channels" section.</li> </ul>
Implementing the PHY Layer in Stratix 10 H-Tile Transceivers	2017.03.08	Made the following changes: <ul style="list-style-type: none"> <li>Changed the description of <b>VGA Half BW Enable</b> in the "RX Analog PMA Settings Options" table.</li> </ul>

### 8.1 Document Revision History for Previous Releases

This section provides the revision history for the chapters in this user guide.

Chapter	Document Version	Changes Made
Stratix 10 H-Tile Transceiver PHY Overview	2017.02.17	Made the following changes: <ul style="list-style-type: none"> <li>Completely updated the "GXT Channel Usage" section.</li> </ul>
PLLs and Clock Networks	2017.02.17	Made the following changes: <ul style="list-style-type: none"> <li>Updated the ATX PLL description to "ATX PLL only supports fractional mode".</li> <li>Updated the L Counter description to "The division factor supported are 1 and 2".</li> <li>Updated the Receiver Input Pins description to "Receiver input pins can be used as an input reference clock source to transceiver PLLs. However, they cannot be used to drive core fabric".</li> <li>Added new section "ATX PLL Spacing Requirements".</li> <li>Added new section "Using the ATX PLL for GXT Channels".</li> <li>Added the following note in the relevant topics: "When the fPLL is used as a cascaded fPLL (downstream fPLL), a user recalibration on the fPLL is required. Refer to "User Recalibration" section in "Calibration" chapter for more information."</li> <li>Following parameters are added in the fPLL IP Core parameters table: "Message level for rule violations", "Enable /1 output clock", "Enable /2 output clock", "Enable /4 output clock", "PLL integer/fractional reference clock frequency" and "Enable mcgb_rst and mcgb_rst_stat ports".</li> </ul>
Implementing the PHY Layer in Stratix 10 H-Tile Transceivers	2017.02.17	Made the following changes:

*continued...*

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.



Chapter	Document Version	Changes Made
		<ul style="list-style-type: none"> <li>Added the "GXT Channels" section.</li> <li>Added the "Reconfiguring Between GX and GXT Channels" section.</li> <li>Changed the description for the <b>Enable rx_pma_clkslip port</b> option in the "RX PMA Optional Ports" table.</li> <li>Changed the list options for TX and RX analog PMA settings in the "Analog PMA Settings Parameters" section.</li> <li>Removed parameters from the "TX Analog PMA Settings Options" and "RX Analog PMA Settings Options" tables.</li> <li>Removed the "TX PMA Optional Ports - PMA QPI Options" table.</li> <li>Changed the description for the rx_pma_clkslip port in the "RX PMA Ports" table.</li> <li>Added the <b>Enable PCS reset status ports</b> option in the "PCS-Core Interface Parameters" table.</li> <li>Added the "Implementing the PHY Layer for Transceiver Protocols" section.</li> </ul>
PCI Express	2017.02.17	Made the following changes: <ul style="list-style-type: none"> <li>Added a requirement to select the external oscillator as the data path configuration clock.</li> </ul>
Stratix 10 Standard PCS Architecture	2017.02.17	Made the following changes: <ul style="list-style-type: none"> <li>Added the <b>Enable tx_polinv port</b> option to the "Polarity Inversion Feature" section.</li> </ul>
Calibration	2017.02.17	Made the following changes: <ul style="list-style-type: none"> <li>Updated the value of the capability register from 0x281 to 0x481 and 0x280 to 0x480 respectively.</li> <li>Updated the Power-up Calibration sequence for non-PCIe and PCIe HIP channels.</li> <li>Updated the use conditions to recalibrate the transceivers or the PLLs.</li> </ul>
Chapter	Document Version	Changes Made
All	2016.12.21	Initial release