
MCP2515 Rev. B Silicon Errata

The MCP2515 parts you have received conform functionally to the Device Data Sheet (DS21801D), except for the anomalies described below.

1. Module: Oscillator Module

In silicon revisions prior to revision B2: The oscillator module may continue to operate when the device is placed in Sleep mode if the DC voltage on the OSC1 pin is too low. The rest of the device enters Sleep mode normally. This scenario results in higher-than-specified standby current (IDDs).

Work around

This issue was addressed and no longer occurs in silicon revision B2. See **Appendix B “Silicon Revision History”** to determine how to identify silicon revision(s) prior to revision B2.

Revision B0 and earlier: Configure the crystal circuit such that the maximum input signal is achieved on the OSC1 pin without overdriving the crystal. This can be accomplished by using crystals that require minimal or no series resistance (Rs), as shown in the crystal circuit diagram of the Device Data Sheet. In addition, matching the capacitors (C1 and C2) may help.

2. Module: RAM Module

In silicon revisions prior to revision B2: Transmit buffer 1 and/or 2 could become corrupted if, while receiving a CAN message, a Request-To-Send (RTS) occurs during the first oscillator cycle of TQ0 of selected bits in the CAN message. This corresponds to the MCP2515's internal CAN clock high time, which is 1 TOSC wide.

Work around

This issue was addressed and no longer occurs in silicon revision B2. See Appendix B to determine how to identify silicon revision(s) prior to revision B2.

Revision B0 and earlier: If using only one transmit buffer, use buffer 0. Otherwise, to ensure the correct message is transmitted 100% of the time, read the transmit buffer after successful transmission to verify the contents.

3. Module: CAN Module

In silicon revisions prior to revision B4: Under one condition, the device will make the first five identifier bits all dominant (logic 0) regardless of the value in the transmit buffer ID register.

If the MCP2515 detects a Start-of-Frame (SOF) in the third bit of interframe space and if the MCP2515 is pending transmission of a message, the first five bits of the identifier will become dominant.

Work around

Revision B4 and later: This issue was addressed and no longer occurs in silicon revisions B4 and later. See Appendix B to determine how to identify silicon revisions prior to revision B4.

Revision B2 and earlier: If possible, have the other nodes in the system filter out messages where the first five bits are dominant.

4. Module: CAN Module

Under one specific condition, a transmit buffer can become corrupted.

1. A lower priority buffer (as configured via TXBnC-TRL.TXP<1:0>) is "pending" transmission (not actually transmitting).
2. A higher priority buffer becomes "pending" during the trigger pulse ($1t_{OSC}$ wide) which starts the transmission of the lower priority buffer.
3. The buffers attempt to reprioritize because the message has not actually started transmission. There is a small window ($1t_{OSC}$ wide) where the buffer has been committed to transmit, but is still viewed as "pending" by the logic. If the higher priority buffer becomes "pending" during this window, the buffers will not reprioritize successfully and corruption will occur.

Work around

There are a few possible work arounds:

- Request transmission (RTS) of all full buffers at the same time. The internal buffer priority will determine the transmission sequence.
- RTS the higher priority buffer first to avoid the possibility of reprioritization errors.
- Send messages one-at-a-time (i.e., check TXnIF before send the next message).

5. Module: SPI Module

Holding \overline{CS} low for a long time after an SPI command which initiates a CAN message may keep the CAN transmit request “pending”, causing the CAN message to be repeated.

Two Scenarios:

1. Generating an “SPI RTS” command while in SPI Mode 11 (Mode 00 is not affected): If an “SPI RTS” command is generated, and \overline{CS} is held low for longer than it takes for the CAN message to transmit, the message will be transmitted again. This occurs because the SPI module will keep the message “pending” until it detects either a final rising edge on \overline{SCK} (Mode 11 does not provide this edge), or until \overline{CS} goes high.
2. Generating an “SPI Byte Write” to set the transmit request (TXREQ) bit directly while in either SPI mode: This scenario is the same as the previous, except that the condition will occur in either mode (Mode 00 or Mode 11). This occurs because, for byte writes, the SPI module will release the pending status to the CAN module when \overline{CS} is high.

Work around

There are a few possible work-arounds:

- Raise \overline{CS} before the CAN message has “completed” transmission, which is an absolute minimum of 47 μ s.
- If \overline{CS} cannot be raised in a timely manner (rare), Use the “SPI RTS” command on Mode 00.
- Use hardware pins (\overline{TXnRTS}) to request transmission.

Clarifications/Corrections to the Data Sheet:

In the MCP2515 Data Sheet (DS21801D), the following clarifications and corrections should be noted.

None.

APPENDIX A: REVISION HISTORY

Revision G (March 2007)

- Added SPI Module

Revision F (July 2006)

- Added CAN Module.

Revision E (October 2005)

- Updated CAN module information in this document.

Revision D (February 2005)

- Added CAN module to this document.

Revision C (September 2004)

- Added additional information to RAM module
- Added oscillator module to this document

Revision B (May 2004)

- Added RAM module to this document

Revision A (January 2004)

- Initial release of this document, silicon issue (oscillator module).

APPENDIX B: SILICON REVISION HISTORY

The following table and package marking information indicates how to determine the revision of the MCP2515 device. The revision information can be determined by the Year and Week Code of the manufacturer printed on the device.


TABLE B-1: SILICON REVISION/DEVICE MARKING

Silicon Revision	YYWWNNN		Comments
	Start Date	End Date	
Rev B4	0538NNN	—	In Production
Rev B2	0450NNN	0537NNN	
Rev B0	—	0449NNN	


Legend: "N" is any alphanumeric character.

Package Marking Information


18-Lead PDIP



18-Lead SOIC



20-Lead TSSOP



Legend:	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.	

MCP2515

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949:2002 ==



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://support.microchip.com>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Fuzhou
Tel: 86-591-8750-3506
Fax: 86-591-8750-3521

China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

China - Shunde
Tel: 86-757-2839-5507
Fax: 86-757-2839-5571

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7250
Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-4182-8400
Fax: 91-80-4182-8422

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Yokohama
Tel: 81-45-471-6166
Fax: 81-45-471-6122

Korea - Gumi
Tel: 82-54-473-4301
Fax: 82-54-473-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Penang
Tel: 60-4-646-8870
Fax: 60-4-646-5086

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459

Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803

Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820